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ABSTRACT 
With integration of various functional modules such as radio frequency (RF) circuits, 
power management, and high frequency digital and analog circuits into one system on 
chip (SoC) in recent applications, power supply noise can cause significant system 
performance deterioration. This makes supply noise rejection of the embedded voltage 
reference crucial in modern SoC applications. Also the use of resistors in bandgap voltage 
references makes them less suitable for modern low power and portable applications. 
This thesis introduces two resistorless sub-1 V, all MOSFET references. The goal is 
to achieve a high power supply rejection (PSR) over a wide bandwidth not achieved in 
previous works. This high PSR over wide bandwidth is achieved by using a combination 
of a feedback technique and an innovative compact MOSFET low pass filter. The two 
references were fabricated in a standard 0.18 µm CMOS process.  
The first reference uses a composite transistor in subthreshold to produce a 
proportional-to-absolute temperature (PTAT) voltage which is converted to a current used 
to thermally compensate the threshold voltage of a MOSFET in saturation. The second 
references uses dynamic-threshold voltage MOSFET (DTMOS) to produce a PTAT 
voltage which is converted to a current used to thermally compensate the threshold voltage 
of a MOSFET in saturation. 
The measurement shows that both references consumes a sub-1 µW power across their 
entire operating temperatures. The first reference achieves a PSR better than 50 dB for 
frequencies of up to 70 MHz  and a 20 ppm/°C temperature coefficient (TC) for 
iii 
temperatures from -35 °C — 80 °C. It has a compact area of 0.0180 mm2 and operates on 
a supply of 1.2 V — 2.3 V. 
The second reference achieves a PSR better than 50 dB for frequencies of up to 60 
MHz. This reference achieves a TC of 9.33 ppm/°C after trimming for temperatures from 
-30 °C — 110 °C and a line regulation of 0.076 %/V for a step from 0.8 V to 2 V supply 
voltage with 360 nW power consumption at room temperature. It has a compact area of 
0.0143 mm2. 
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1. INTRODUCTION TO VOLTAGE AND CURRENT REFERENCES 
A crucial part in the design of analog integrated circuits is the creation of reliable and 
well-defined voltage and current references. A reference in a circuit establishes a stable 
point which is used by other sub-circuits to generate predictable and repeatable results. It 
is essential that this reference point does not change significantly under various operating 
conditions. Temperature is an important parameter which affects the performance of 
references. To successfully design a CMOS current or voltage reference, one must have 
thorough understanding of the temperature behavior of MOS transistors. 
Therefore, in this section, the temperature dependency of some basic semiconductor 
physical properties and the effects of temperature on MOS transistor parameters such as 
threshold voltage and carrier mobility are described. The equations which are generally 
used to describe the temperature behavior of the CMOS threshold voltage and mobility 
are presented. This section will further explore the design of different types of current and 
voltage references and their performance metrics. 
1.1 Semiconductor Basics  
This section considers some basic properties of semiconductor materials with 
emphasis on the temperature dependencies of these properties. This is followed by the 
discussion of the temperature dependency of the threshold voltage and the carrier mobility 
in a MOS transistor. 
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1.1.1 Basic Semiconductor Effects 
In this section, we review the temperature dependencies of some basic properties of 
semiconductor materials.  
Band-gap 
The difference in energy between the valence band and the conduction band is called 
the band-gap and is denoted by 𝐸𝑔. The temperature dependence of 𝐸𝑔 for silicon 
expressed [1]. 
 
𝐸𝑔(𝑇) = 1.170 −
4.73 𝑥 10−4𝑇2
𝑇 + 636
 𝑒𝑉 (1.1) 
where T is the temperature in kelvin (K). 
Above 250 K, 𝐸𝑔 can be approximated by the simpler straight-line [1] expression. 
 𝐸𝑔 = 1.206 − 2.73 𝑥 10
−4𝑇 𝑒𝑉  (1.2) 
Figure 1.1 shows the temperature dependency of the silicon band-gap energy (solid 
line) and its first degree approximation (dashed line). As can be seen, even for the 
relatively broad military temperature range of -55℃ to 125℃ (218 K – 398 K), the first 
degree approximation can be applied. 
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Figure 1.1: Band-gap of Silicon Dependence on Temperature 
 
Intrinsic Carrier Concentration 
The intrinsic concentration, 𝑛𝑖 of electrons and holes depends on the amount of energy 
needed to break a bond (e.g., the energy band-gap) and on the amount of energy available 
(e.g., the thermal energy as characterized by the temperature). For silicon, 𝑛𝑖 can be 
expressed as [2]. 
 
𝑛𝑖 =
√
1.5𝑥1033𝑇3𝑒
−(
𝐸𝑔
𝑘𝑇
)
 𝑐𝑚−3 
(1.3) 
where 𝑘 is the Boltzmann's constant. At higher temperatures, thermally generated carriers 
can contribute to concentration of majority carriers.  
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Carrier Concentration 
When impurity atoms are added and at relatively elevated temperature, most donors 
and acceptors are ionized.  Employing the space charge neutrality and assuming 
equilibrium condition, carrier concentration, 𝑛𝑐, can be expressed as [1] 
 
𝑛𝑐 =
{
 
 
 
 𝑁𝐷 − 𝑁𝐴
2
+ [(
𝑁𝐷 − 𝑁𝐴
2
)
2
+ 𝑛𝑖
2]
1
2
   (𝑛𝑜𝑛𝑑𝑒𝑔𝑒𝑛𝑒𝑟𝑎𝑡𝑒 𝑛 − 𝑡𝑦𝑝𝑒)
𝑁𝐴 − 𝑁𝐷
2
+ [(
𝑁𝐴 − 𝑁𝐷
2
)
2
+ 𝑛𝑖
2]
1
2
   (𝑛𝑜𝑛𝑑𝑒𝑔𝑒𝑛𝑒𝑟𝑎𝑡𝑒 𝑝 − 𝑡𝑦𝑝𝑒)
 (1.4) 
Where ND and NA are donor and acceptor concentration, respectively. As long as the 
magnitude of the net impurity concentration |ND – NA| is much larger than 𝑛𝑖, the carrier 
concentration will be approximately equal to the substrate doping concentration, i.e. (ND 
– NA) for the 𝑛-type and (NA – ND) for the 𝑝-type. 
Figure 1.2a shows the variation of electron concentration for an 𝑛-type (𝑛0) with 
temperature, with net doping as a parameter, above 200 K, where complete ionization is a 
good approximation. It can be seen that for 𝑛𝑖 greater than about 20% of (ND – NA), 𝑛0 
increases appreciably with increasing temperature. 
Figure 1.2b shows the carrier concentration in Si as a function of temperature for a 
donor concentration of 𝑁𝐷  =  10
16𝑐𝑚−3. When the temperature is low, the thermal 
energy is not sufficient to ionize all the impurities and so the carrier density is less than 
the donor concentration. This region is known as freeze-out region. As the temperature 
increases, all impurities are ionized and 𝑛𝑐  =  𝑁𝐷. This condition will remain over a wide 
temperature range and is known as extrinsic region.  
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However, as the temperature increases further, the intrinsic carrier concentration, 𝑛𝑖, 
also increases to a point where the intrinsic carrier concentration becomes comparable to 
𝑁𝐷. The temperature at which the intrinsic carrier concentration becomes equal to 𝑁𝐷, is 
called the intrinsic temperature. It is apparent that the intrinsic temperature can be delayed 
by increasing the impurity density.  
a) 
 
  
b) 
 
Figure 1.2: a) Temperature Dependence of Electron Concentration n0 in n-type Si for four 
values of net doping. Also shown is the Temperature Dependence of ni. b) 
Temperature Dependence of Normalised Electron Concerntration n0/ND 
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Fermi Level 
For an intrinsic semiconductor, the Fermi level lies about midway between the valence 
and conduction bands. The Fermi level in 𝑛-type materials is closer to the conduction band 
while for 𝑝-type material it is closer to the valence band. The value of the Fermi level 
depends on temperature due to the temperature dependence of 𝑛𝑖 and the thermal voltage, 
𝑉𝑇  =
𝑘𝑇
𝑞
 , and is expressed by 
 𝜙𝐹(𝑇) =  ±𝑉𝑇 ln (
𝑛𝑐
𝑛𝑖(𝑇)
) (1.5) 
where the positive or negative sign refers to n-type or p-type semiconductors, respectively. 
1.1.2 Threshold Voltage 
For all known types of MOSFET devices the threshold voltage relation can be 
expressed in the general form [3] 
 
𝑉𝑇𝐻 = 𝜙𝑚𝑠 −
𝑄𝑜𝑥
𝐶𝑜𝑥
 ± 2𝜙𝐹 + ∆𝑉𝑇𝐻(𝑁𝑖)  
± 𝛾(𝑁𝑠, 𝑡𝑜𝑥, 𝐿,𝑊)(|𝑉𝑆𝐵| + 2𝜙𝐹 + 𝑉𝑜)
1
2 
(1.6) 
where the + and – sign refers to 𝑛-channel and 𝑝-channel devices, respectively.  
In the above equation: 𝜙𝑚𝑠 is the metal-silicon work function difference, 𝜙𝐹 is the 
Fermi potential of the substrate, 𝑄𝑜𝑥 is the surface-state charge density per unit area, 𝐶𝑜𝑥 
is the gate-oxide capacitance per unit   ∆𝑉𝑇𝐻(𝑁𝑖) is the threshold shift owing to a channel 
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implant 𝑁𝑖, with depth 𝑑𝑖, 𝑉𝑆𝐵 is the source-substrate bias, 𝛾 is the substrate body-bias 
factor, which depends on the substrate doping 𝑁𝑠, the gate insulator thickness 𝑡𝑜𝑥, and the 
channel length 𝐿 and width 𝑊, 𝑉𝑜(𝑁𝑖, 𝑁𝑠, 𝑑𝑖)  is a correction term owing to the threshold 
shift implant.  For enhancement devices with a ∆𝑉𝑇𝐻 implant of the same type as the 
substrate, 𝑉𝑜 has a sign opposite to that of 2𝜙𝐹. 
The main contributors to the variation of threshold voltage with temperature are Fermi 
potential, 𝜙𝐹 , and the gate-semiconductor work function difference, 𝜙𝑚𝑠. The other 
contributors to the variation of threshold voltage with temperature are the variation in 
oxide capacitance, as well as the ionization of surface states. For a first-order 
approximation, these effects are very small and can be safely ignored [4].  
For a Si-gate doped oppositely to the substrate, the contact potential is essentially 
determined by the 𝑝𝑛 product. Therefore, for an 𝑛-type doped gate, the gate-
semiconductor work function is expressed as [4], 
 
𝜙𝑚𝑠 =
{
 
 
 
 −𝑉𝑇ln (
𝑁𝑠𝑁𝑝
𝑛𝑖
2 )              𝑁𝑀𝑂𝑆 
−𝑉𝑇ln (
𝑁𝑠
𝑁𝑝
)                𝑃𝑀𝑂𝑆
 (1.7) 
where 𝑁𝑝 is the carrier concentration in the polysilicon gate. As apparent from equation 
(1.7) the temperature dependence of 𝜙𝑚𝑠 is determined by temperature dependence of the 
intrinsic carrier concentration, 𝑛𝑖, and of the thermal voltage, 𝑉𝑇. 
As a first order approximation, the VTH decreases linearly with temperature as given 
by [5]: 
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 𝑉𝑇𝐻(𝑇) = 𝑉𝑇𝐻0 − 𝛼𝑉𝑇𝐻(𝑇 − 𝑇0) (1.8) 
where 𝑉𝑇𝐻0 is the threshold at temperature T0, and 𝛼𝑉𝑇𝐻 =
𝜕𝑉𝑇𝐻
𝜕𝑇
|
𝑇=𝑇0
. 
It is apparent from Figure 1.3a that the temperature dependency of threshold voltage 
can be closely approximated as a linear function of temperature as shown in the equation 
(1.8). The temperature coefficient of 𝑉𝑇𝐻, 𝛼𝑉𝑇𝐻 , is obtained by differentiating equation 
(1.6) with respect to temperature. Noting that 𝜙𝑚𝑠 and 𝜙𝐹  are the main factors which may 
cause a temperature dependence in the threshold voltage, 𝛼𝑉𝑇𝐻  is given by 
 
𝛼𝑉𝑇𝐻 = |
𝜕𝑉𝑇𝐻
𝜕𝑇
| = |
𝜕𝜙𝑚𝑠
𝜕𝑇
+ 2
𝜕𝜙𝐹
𝜕𝑇
+
𝛾
√|𝑉𝑆𝐵| + 2𝜙𝐹 + 𝑉𝑜
𝜕𝜙𝐹
𝜕𝑇
 | (1.9) 
Assuming from (1.3), where 
𝐸𝐺0
𝑞
= 1.21𝑉 is the extrapolated zero-degree band gap, it 
can be determined that for an n-type doped gate 
 𝜕𝜙𝑚𝑠
𝜕𝑇
=
1
𝑇
[𝜙𝑚𝑠 +
𝐸𝐺0
𝑞
+
3𝑘𝑇
𝑞
] . (1.10) 
From equation (1.5), the temperature coefficient of 𝜙𝐹 is given by 
 𝜕𝜙𝐹
𝜕𝑇
=
1
𝑇
[𝜙𝐹 − (
𝐸𝐺0
2𝑞
+
3𝑘𝑇
2𝑞
)] (1.11) 
Therefore, the 𝛼𝑉𝑇𝐻  becomes  
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𝛼𝑉𝑇𝐻 = |
𝜕𝑉𝑇𝐻
𝜕𝑇
| = |
𝜙𝑚𝑠
𝑇
+ 2
𝜙𝐹
𝑇
+
𝛾(𝑁𝑠, 𝑡𝑜𝑥, 𝐿,𝑊)
√|𝑉𝑆𝐵| + 2𝜙𝐹 + 𝑉𝑜
|
𝜕𝜙𝐹
𝜕𝑇
   (1.12) 
Although the value of 𝛼𝑉𝑇𝐻  is assumed to be constant, there are a number of factors 
which affect its value. As equation (1.12) shows, the transistor length affects the value of 
𝛼𝑉𝑇𝐻 . For a short channel transistor, the depletion charge associated with channel 
formation is depleted from source and drain rather than from the gate. Generally this effect 
leads to a reduction of the substrate body-bias factor 𝛾 [3]. As a result according to 
equation (1.12) 𝛼𝑉𝑇𝐻  should decrease with decreasing channel length. Figure 1.3b shows 
the variation of  𝛼𝑉𝑇𝐻  with channel length. It show also be noted that, 𝛼𝑉𝑇𝐻  is independent 
of the width as shown by Figure 1.3b. As seen in the Figure 1.3b, 𝛼𝑉𝑇𝐻  can only be 
considered constant for lengths above 2µm. |𝑉𝑆𝐵| is also affects the value 𝛼𝑉𝑇𝐻 , higher 
body biases leads to a smaller value of 𝛼𝑉𝑇𝐻 . 
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a) 
 
b) 
 
Figure 1.3: a) Temperature Dependence of Threshold Voltage of NMOS (L=2) 
b) Change of  αVTHwith the Length of NMOS 
 
 
1.1.3 Carrier Mobility 
The electron and hole mobility are dependent on the impurity concentrations of donors 
and acceptors, on temperature and on whether the carriers are minority or majority carriers 
[1]. With increasing temperature, the carrier mobility due to lattice scattering decreases 
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because the increased phonon concentration causes increased scattering. For silicon, the 
mobility due to lattice scattering varies as 𝑇−2.6 for electrons and as  𝑇−2.3  for holes [1]. 
The effect of ionized impurity scattering, however, decreases with increasing 
temperature because the average thermal speeds of the carriers are increased [1]. Thus, the 
carriers spend less time near ionized impurity as they pass and the mobility due ionized 
impurity scattering increases with increasing temperature.  
The above two effects operate concurrently on the carriers. Hence, the mobility depends 
on temperature as in [5] 
 
𝜇(𝑇) = 𝜇0 (
𝑇
𝑇0
)
𝛼𝜇
  (1.13) 
where 𝜇0 is the mobility at temperature T0, and 𝛼𝜇 is the mobility temperature exponent. 
1.2 Current References 
Current references are essential part of most integrated circuits, since most 
fundamental blocks such as amplifiers, phase-locked loops (PLLs) and oscillators are 
dependent on a current reference.  Voltage references in particular are usually derived 
from and are dependent on current references. It should be noted that a current reference 
does not have to be temperature-independent; however, its temperature dependence should 
be well characterized and controlled. 
The processing and distribution of current signals are done more easily and faster than 
voltage signals and, therefore, for a given technology, the circuits designed using current-
mode approach operate faster than their voltage-mode counterparts. Additionally, the 
current controls the transconductance of transistors, which in turns affects the static and 
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dynamic circuits’ characteristics. Ultimately, the current sources influences the power 
consumption of many circuits. 
A current linearly proportional to temperature, usually referred to as a proportional-
to-absolute temperature (PTAT) current, is the most commonly used reference current. 
The popularity of PTAT currents is due to the practical, predictable and linear nature of 
PTAT relation. The other three commonly used current references are complementary-to-
absolute temperature (CTAT), temperature-independent and squared PTAT (PTAT2) 
current references. These currents references are explained in the next few sections. 
1.2.1 PTAT Current References 
A PTAT current reference generates a current which increases as temperature 
increases. The difference of the base-emitter voltage of two bipolar transistors is 
proportional to the temperature and are used for the design of PTAT current references.  
For an 𝑝𝑛𝑝 bipolar transistor (BJT), the base-emitter voltage [6], 𝑉𝐸𝐵, is given by  
 
𝑉𝐸𝐵 = 𝑉𝑇 ln (
𝐼𝐶
𝐽𝑠𝐴
) (1.14) 
where 𝐼𝐶 is collector current, A is the emitter area and 𝐽𝑠 is the saturation current density. 
Using equation (1.14), the difference of the base-emitter voltages of two BJT 
transistors, 𝑄1 and 𝑄2, can is given by 
 
𝑉𝐸𝐵2 − 𝑉𝐸𝐵1 = 𝑉𝑇 ln (
𝐼𝐶1
𝐽𝑠𝐴2
 
𝐽𝑠𝐴1
𝐼𝐶2
) =
𝑘𝑇
𝑞
ln (
𝐼𝐶1
𝐴2
 
𝐴1
𝐼𝐶2
) (1.15) 
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𝐼𝐶1 and 𝐼𝐶2 are the collector currents of 𝑄1 and 𝑄2, respectively. As apparent from equation 
(1.15) the difference of two base-emitter voltages is proportional to the absolute 
temperature. 
Figure 1.4 shows a PTAT current reference circuit using the difference of two base-
emitter voltages [6]. Transistors M1 and M2 form a current mirror, developing equal 
currents for transistors 𝑄1 and 𝑄2, i.e., 𝐼𝐶1  =  𝐼𝐶2. From Kirchhoff's voltage law and 
applying (1.15),  
 
𝐼𝐶1𝑅 = 𝑉𝐸𝐵2 − 𝑉𝐸𝐵1 =
𝑘𝑇
𝑞
ln (
𝐼𝐶1
𝐴2
 
𝐴1
𝐼𝐶2
) (1.16) 
The current, 𝐼𝑃𝑇𝐴𝑇, will then be  
 
𝐼𝑃𝑇𝐴𝑇 = 𝐼𝐶1 =
𝑘𝑇
𝑞𝑅
ln(𝑛) (1.17) 
𝑛 =
𝐴1
𝐴2
 is the is the emitter-area ratio of 𝑄1 to 𝑄2. 
The transistors M1 and M2 are the same size and must be laid out to match well. The 
channel length of these two transistors must be large enough to minimize channel length 
modulation errors on the PTAT current. It should be noted that the circuit has two stable 
points; when  𝐼𝐶1  =  𝐼𝐶2 is the desired operating current and when it is zero current. A 
start-up circuit [6] is required to eliminate the possible zero current condition by injecting 
current at a suitable node and force the circuit to move from the zero state to the correct 
point of operation. 
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Figure 1.4: PTAT Current Generator 
 
1.2.2 CTAT Current References 
Another important current reference is a reference that generates a current which is 
complementary-to-absolute temperature (CTAT), the current decreases linearly with 
increasing temperature (the complement of PTAT). A CTAT dependence are often used 
for second-order voltage references as well as for first-order current references [6]. The 
threshold voltage of a MOSFET and the base-emitter voltage of a BJT both have a negative 
temperature coefficients and thus used for generating CTAT currents. 
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1
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IPTAT
IC2IC1
M1 M2
R
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In the Figure 1.5, the base-emitter voltage is forced across the resistor (R) using the 
Op-amp. By mirroring the current flowing through the resistor elsewhere in the circuit a 
CTAT current is obtained. The CTAT is therefore given by  
 
𝐼𝐶𝑇𝐴𝑇 =
𝑉𝐸𝐵1
𝑅
 (1.18) 
From (2.6) as shown in section 2.2, the TC of the base-emitter voltage is assumed as -2.2 
mV/°C at room temperature [6]. The temperature coefficient of the resistor is considered 
negligible, hence current shows a negative temperature dependence. 
 
Figure 1.5: CTAT Current Generator using VBE 
Q1
n
1          :          1           :        1
R
IRIC1
M1 M2
ICTAT
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1.2.3 Temperature-Independent Current References 
Temperature-independent current generators are usually used in the design of 
temperature-independent voltage references. They also find applications in the biasing of 
circuits which require a fixed current across an operating temperature range. The simplest 
way to obtain a temperature-independent current is summing PTAT and CTAT currents 
in appropriate proportion [6]. These summation usually leads to first-order temperature-
independent (quasi-temperature-independent) current. 
Figure 1.6 illustrates one possible design for summing the PTAT and CTAT currents. 
In this circuit, 𝐼𝑃𝑇𝐴𝑇  is generated by the loop consisting of transistors Q1 and Q2 and 
resistor R1 and the CTAT current is created by forcing the VEB of transistor Q1 across the 
two R2 resistors. It is again assumed that the temperature coefficients of the resistors are 
very low. The Op-amp is so controlled that the voltages at node 𝑎 and 𝑏 are equalized [7], 
hence: 
 
𝐼𝑃𝑇𝐴𝑇𝑅1 = 𝑉𝐸𝐵1 − 𝑉𝐸𝐵2 =
𝑘𝑇
𝑞
𝑙𝑛( 𝑛) (1.19) 
 
𝐼𝑃𝑇𝐴𝑇 =
𝑘𝑇
𝑞𝑅1
ln(𝑛) (1.20) 
 
𝐼𝐶𝑇𝐴𝑇 =
𝑉𝐸𝐵1
𝑅2
 (1.21) 
Since, the gates of M1, M2, and M3 are connected to a common node the current I1, I2, and 
IOUT becomes the same value due to the current mirror. Henceforth: 
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𝐼𝑂𝑈𝑇 = 𝐼2 = 𝐼1 = 𝐼𝑃𝑇𝐴𝑇 + 𝐼𝐶𝑇𝐴𝑇 =
𝑘𝑇
𝑞𝑅1
ln(𝑛) +
𝑉𝐸𝐵1
𝑅2
 (1.22) 
 
a) 
 
b) 
 
Figure 1.6: Temperature-Independent Current Reference a) Concept and b) 
Implementation 
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Another simple technique for the generating a temperature-independent current is to 
force a temperature-independent voltage across a resistor with a very small temperature 
coefficient. This technique requires a temperature-independent voltage reference, hence 
is restricted to certain applications. 
 
1.2.4 PTAT2 Current References 
A PTAT2 current is a current which is proportional to the square of temperature. 
PTAT2 current references are commonly used in voltage reference for curvature 
compensation. Most 𝑉𝐺𝑆 –based references use some kind of PTAT
2 current for 
temperature compensation as is shown in section 3.2.1.  
A simple method of implementing a PTAT2 current reference is to force a PTAT 
voltage through a resistor which shows a PTAT dependence. This method however 
depends on the technology. Similarly, the Gilbert Multiplier with a positive temperature 
coefficient resistor can be used in CMOS technologies to generate a PTAT2 current [6]. 
Figure 1.7 illustrates a CMOS implementation for a PTAT2 current generator [7]. In 
this circuit, transistors N1 and N2 operate in sub-threshold region, transistors N0 in the 
saturation region and NR operates in the linear region [8]. The transistors P0 –P3 forms a 
four-transistor current mirror with a unity mirroring ratio.  Using KVL for the voltage loop 
composed of transistors N1, N2 and NR, the output current can be expressed as 
 
𝐼1 =
𝑉𝐺𝑆𝑁1 − 𝑉𝐺𝑆𝑁2
𝑅𝐷𝑆𝑁𝑅
=
𝑚𝑉𝑇
𝑅𝐷𝑆𝑁𝑅
ln (
(𝑊 𝐿⁄ )1
(𝑊 𝐿⁄ )2
)   (1.23) 
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The 𝑅𝐷𝑆𝑁𝑅 is the output resistance of transistor NR, and is given by 
 
𝑅𝐷𝑆𝑁𝑅 =
1
𝐾𝑁𝑅(𝑉𝐺𝑆𝑁𝑅 − 𝑉𝑇𝐻)
 (1.24) 
also,  
 
𝑉𝐺𝑆𝑁0 = 𝑉𝐺𝑆𝑁𝑅 = 𝑉𝑇𝐻 +√
2𝐼0
𝐾𝑁0
 (1.25) 
where 𝐾𝑖 = 𝜇𝐶𝑜𝑥 (
𝑊
𝐿
)
𝑖
and 𝑚 is gate-to-surface coupling coefficient (sub-threshold slope 
factor). 
Since the current mirror has unity mirroring factor, 𝐼0 = 𝐼1 = 𝐼2 = 𝐼𝑂𝑈𝑇, hence using 
the equations (1.23), (1.24), and (1.25) the output current can written as 
 
𝐼𝑂𝑈𝑇 =
2𝑚2𝐾𝑁𝑅
2
𝐾𝑁0
𝑉𝑇
2 ln2 (
(𝑊 𝐿⁄ )1
(𝑊 𝐿⁄ )2
) (1.26) 
Note 𝐾𝑖 depends on mobility. If in a technology the 𝛼𝜇 (the mobility temperature 
exponent) small and the mobility could be considered constant over the desired 
temperature range, the current 𝐼𝑂𝑈𝑇 would be proportional to the square of the temperature. 
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Figure 1.7: CMOS PTAT2 Current Reference 
 
Precise, integrated current references are usually difficult circuits to design [6]. This 
inaccuracies are due to the low tolerance (on the order of 10 -20% [6]) of the sheet 
resistance in digital CMOS processes. As seen from the various current references 
discussed above, most current references are derived from a voltage across a resistor, 
hence the tolerance of the resistor translates directly to the overall intolerance of the 
current reference. 
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1.3 Voltage References  
Voltage references (VRs) are essential components in modern SOC applications. In 
order to ensure compatibility with the rest of the system, VRs are preferentially 
implemented with a standard digital CMOS process. Due to their higher accuracy and 
predictability, voltage references are more popular than current references in circuit design 
[6]. Since current references are usually derived by forcing a voltage across a resistor, the 
accuracy of the resistor (which is about 10% to 20% for integrated resistors [6]) directly 
translate into the accuracy of the reference current. Reference voltages on the other hand 
are usually based on resistor ratio making voltage references more accurate than the 
current references.    
1.3.1 Types of Voltage References 
There are various ways of realizing a voltage reference. Current mirrors, diodes and 
current references are usually the building blocks for voltage references. By the basis of 
technology in which the reference is constructed or the method of deriving the constant 
output voltage, voltage references can be grouped into four main categories as shown in 
Figure 1.8. Threshold voltage is the most obvious way of deriving a reference voltage in 
a strictly MOS technology. In bipolar processes, the emitter base junction of a BJT can be 
used to derive the band-gap voltage of silicon for use as a reference voltage. It is also 
possible to create a BJT, which is adequate to extract the band-gap voltage of silicon in a 
MOS process. 
 
 22 
 
 
Figure 1.8: Categories of Voltage References 
 
MOS Only Reference 
With the drive for the integration of various mixed signal functional modules into one 
System on Chip (SOC), there have been numerous attempts to design a good voltage 
reference using only MOS components.  
The most obvious method of producing a MOS Only reference uses the difference 
between two different threshold voltages to extract the constant reference voltage as 
implemented in [9]. This design of course is based on the availability of a process in which 
there are two different threshold voltages for the same type of device (either NMOS or 
PMOS). Such feature can be obtained by using a selective channel implant, by using 
different materials for the gate stack, or by doping differently the poly-silicon gates. This 
cannot be done in the standard CMOS process because of the additional fabrication steps 
required. 
Another type of MOS only voltage references, implemented with a standard CMOS 
technology, are based on a weighted difference between the gate-source voltages of two 
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MOS transistors [10]. Other methods take advantage of characteristics of a MOS devices 
operating in sub-threshold to achieve stable references [11], [12], and [13].  
Buried Zener References 
The most basic type of reference that can be constructed uses the reverse breakdown 
voltage of a zener diode. This is usually implemented as shunt regulator by using a resistor 
and a Zener diode [14] as shown in figure 1.8a. This reference has very little dependence 
on the supply but it does have a fairly strong temperature dependence.  
A much temperature stable reference can be achieved by thermally compensating the 
Zener diode as shown in Figure 1.8b. The thermal compensation of the Zener diode is 
done by connecting in series with the Zener diode a forward-biased diode having an equal 
but opposite temperature coefficient (TC).  Thermal stability can further be enhanced by 
substrate thermo-stating [14]. This can achieve a reference with a typical TC of 0.3 
ppm/°C.  
A common problem with references based on breakdown Zener diodes is noise, 
especially avalanche noise, which affects devices with breakdown above 5V, where 
avalanche breakdown predominates [14]. Some of this noise can be eliminated if the zener 
diode is buried in the substrate away from the surface giving rise to buried Zener 
references. 
A Zener reference is typically used in applications where extremely high precision is 
necessary. The tailor made processes that are required are generally significantly more 
expensive than a standard digitaI CMOS process which makes a buried zener reference a 
poor choice for inexpensive mixed signal ICs. Additionally the best breakdown voltages 
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range from 6 V to 7 V, hence usually require supply voltages on the order of 10 V to 
operate [14].  
 
a) 
 
b) 
 
Figure 1.9: Zener Diode References a) Zener Diode as Shunt Regulator b) Thermally 
Compensated Breakdown Zener Diode 
 
Bandgap References (BGR) 
Due to the limitation of the Zener diodes discussed above, for applications with supply 
voltages below 10 V, bandgap voltage references are used since the output is primarily 
determined by the bandgap voltage (𝑉𝐺0 =
𝐸𝐺0
𝑞
≈ 1.205𝑉). This type of reference uses the 
base emitter junction of two or more bipolar transistors to extract the 0K bandgap voltage 
(𝑉𝐺0) of silicon.  
BGRs relies on the temperature dependence of the base-emitter voltage (𝑉𝐵𝐸) BJTs or 
an equivalent forward-biased diode. 
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Mixed References 
A BiCMOS processes can integrate both BJT and MOS devices on a single chip. 
Unfortunately, these processes are much more expensive than a standard digital CMOS 
process and are therefore not a valid for SOC applications. However, it is possible to create 
two types of bipolar transistors in a digital CMOS process without adding any process 
steps. These transistors may not be high gain or high speed devices but they function 
consistently from chip to chip, and therefore, can be used to extract the bandgap voltage 
for a reference. In modern literature, any reference that is dependent on the bandgap 
voltage of Si is considered a bandgap reference. Such references are discussed in the next 
section 2. 
1.3.2 Curvature-Correction Techniques 
A reference voltage temperature dependence can be represented as a polynomial 
shown below 
 
𝑉𝑅𝐸𝐹(𝑇) = 𝑉𝑅𝐸𝐹|𝑇0 (1 + 𝑇𝐶1 (
𝑇
𝑇0
) + 𝑇𝐶2 (
𝑇
𝑇0
)
2
+ 𝑇𝐶3 (
𝑇
𝑇0
)
3
+⋯) (1.27) 
𝑇0 is the reference temperature, TC1 represents the first-order (linear) temperature 
dependence, TC2 the second-order, and so on. Higher than first-order terms are usually 
lumped together and described as the “curvature” of the drift. 
VRs can be categorized into different performance levels (i.e. zero-order, first-order, 
or second-order). Zero-order references are the most rudimentary since they are typically 
not temperature compensated. The first-order references are references in which the 
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dependence of the polynomial’s first-order term on temperature is effectively cancelled. 
These references typically exhibit TCs ranging from 50 to 100 ppm/°C [6].  Second-order 
as well as high-order voltages references, compensate for one or more higher-order 
temperature dependent terms.  
Zero-Order Compensation 
This is the simplest and most rudimentary way generate a reference voltage. The zero-
order is usually achieved by forcing current to flow through a 𝑝𝑛 junction diode. The 
circuit shown in Figure 1.8a is one of the most popular zero-order references. The other 
implementation uses a forward biased diode; this reference typically has a TC of -2.2 
mV/°C [6]. 
First-Order Compensation 
The BGRs discussed in section 1.3.1 is the most popular first-order reference. First-
order compensation usually successfully compensates for the linear temperature term of 
BJT base-emitter voltage, 𝑉𝐵𝐸, but usually does not compensate for the nonlinear term [6]. 
A PTAT term based on thermal voltage (𝑉𝑇) is amplified by a factor and counter-
balanced by the linear temperature term of BJT base-emitter voltage, which is a CTAT. 
The basic concept is clearly illustrated in the classical bandgap reference by WIDLAR 
(1971).  
𝑉𝑇 =
𝑘𝑇
𝑞
 has a positive TC equal to 0.086 mV/°C whilst 𝑉𝐵𝐸 has a temperature coefficient 
of 2.2 mV/°C. Hence, a first-order temperature compensation is obtained by properly 
combining 𝑉𝐵𝐸 and 𝑉𝑇 given by 
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 𝑉𝑅𝐸𝐹 = 𝑉𝐵𝐸 + 𝐾𝑉𝑇 (1.28) 
where 𝐾 = −
𝑇𝐶(𝑉𝐵𝐸)
𝑇𝐶(𝑉𝑇)
= 25.6 [15].  
There two main ways of implementing a first-order reference. The first method is by 
properly adding two voltages proportional to 𝑉𝐵𝐸 and 𝑉𝑇 to obtain a temperature-
independent reference. This configuration known as the voltage-mode requires a 
minimum supply above 1.2 V and output is usually approximately 𝑉𝐺0 = 1.2 𝑉.  
To generate a reference sub- 1 V first-order BGR, a current-mode bandgap is used. In 
this implementation two currents, one proportional to 𝑉𝐵𝐸 and the other proportional to 𝑉𝑇 
, are properly scaled and summed up. The summed current, which is temperature-
independent, goes through a resistor, generating a temperature-independent voltage.  This 
method allows BGR to be implemented with sub-1 V supplies [7]. Figure 1.9 shows the 
implementation of first-order BGRs using the two techniques.   
a) 
 
b) 
 
Figure 1.10: Conceptual Implementation of a First-Order Reference a) Voltage-Mode b) 
Current-Mode 
 
K
KVT
VREF
VT      
Generator
VEB
δVEB
δT
≈ −2.2 mV/°C 
dVT
dT
≈ 0.086 mV/°C 
δVREF
δT
≈ 0 
VEB Based 
Current     
Generator
Current      
Amplifier
VEB Based 
Current     
Generator
VREF 
 28 
 
Second-Order Compensation 
The first-order references discussed above are not adequate for high precision and high 
performance systems such as data converters and power converters in battery powered 
ICs. This has resulted in the development of higher-order, curvature compensation 
techniques as in [12], [14], [16], and [17]. 
The second-order references do not just cancel the linear temperature term of 𝑉𝐵𝐸. 
They also attempt to approximately cancel the nonlinear component of equation (2.3). 
This process can be accomplished by one of two separate techniques (or a combination of 
the two).  
The first method is to make the value of (𝜂 − 𝜃) in equation (2.3) zero.  When this is 
done successfully, there would be no nonlinear temperature-dependent term in (2.3). 
Typically η≈4 for most processes, henceforth a perfect cancelation of the nonlinear term 
could be achieved by using a very strongly temperature-dependent bias current. 
Unfortunately, building a fourth-order temperature-dependent current is complicated, in 
fact many design use only PTAT2 sources. The other technique, used by many of 
curvature- compensated references, is to simply add a curvature-correcting component 
which increases with temperature in a nonlinear fashion.  
Second-order compensation, essentially tries to cancel the second-order term in the 
Taylor-series (equation (2.4)) of the diode relationship in equation (2.3). The traditional 
method of doing such compensation is through the addition of a PTAT2 term to the output 
voltage relation of a first-order bandgap reference [6]. In this, the negative temperature 
dependence of the logarithmic term of 𝑉𝐵𝐸 is canceled with a positive quadratic term [6].  
 29 
 
Figure 1.10a shows the temperature characteristics achieved by a typical PTAT2 
curvature-compensated reference. 
One implementation of this technique is illustrated in Figure 1.10b [15].  A PTAT 
correction voltage 𝐾𝑉𝑇 is added to 𝑉𝐸𝐵 to cancel out the linear temperature variation of 
𝑉𝐸𝐵. After the PTAT correction voltage is added, the reference output 𝑉𝑅𝐸𝐹 will exhibit 
mostly the quadratic temperature variation as shown in the Figure 1.10b. Using a PTAT2 
correction voltage 𝐹𝑉𝑇
2, the quadratic temperature variation of the 𝑉𝐸𝐵  is cancelled at the 
final reference output.  
a) 
 
  
b) 
 
Figure 1.11: Squared PTAT Curvature-Correction a) Typical Temperature Dependence 
b) Implementation Concept 
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State-of-the-Art Curvature Correction Techniques 
Various design approaches can be adopted to perform curvature correction to yield both 
the second-order compensation discussed above and higher compensation. One method is 
piecewise-linear compensation [19], [20]. Other techniques uses temperature-dependent 
resistor ratios. This method usually involves using resistors of different TCs to achieve a 
nonlinear or piecewise curvature correction [16] and [18].  
The other is to cancel the nonlinearity using an exponential temperature compensation 
[21].  Figure 1.11 shows the temperature of a piecewise linear curvature-corrected 
bandgap reference [6]. 
 
 
Figure 1.12: Temperature Dependence of Piecewise-Linear Curvature Corrected 
Bandgap 
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1.4 Definitions and Metrics 
Power management circuits, data converters, oscillators and a variety of other circuits 
require some kind of reference standard to function at the desired degree of accuracy. 
Hence the primary requirements of voltage references (VRs) are accuracy and stability 
[14], [22].  
 VRs come in many forms and offer different features, but in the end, accuracy and 
stability, are a voltage reference’s most important features [22], [14], as the main purpose 
of the reference is to provide a known output voltage. Variation from this known value is 
an error. Voltage reference specifications usually predict the uncertainty of the reference 
under certain conditions. 
The ability of a voltage reference (VR) to maintain a constant output under varying 
external conditions is characterized in terms of performance parameters such as line 
sensitivity, and temperature coefficient. The long-term stability is also important metric 
for voltage references. These performance metrics for voltage reference applications are 
discussed in the next few sections. 
1.4.1 Initial Accuracy 
The initial accuracy of a VR indicates how close to the stated nominal voltage the 
reference voltage is guaranteed to be at room temperature under stated bias conditions 
[23].While the initial output voltage may vary from unit to unit, if it is constant for a given 
unit, then it can be easily calibrated [22]. This specification is usually for room 
temperature only, with a defined input voltage and load current. It provides a starting point 
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for most of the other specifications. In many applications, initial accuracy is the most 
important specification. Initial accuracy tolerance can be affected by package stress, so 
proper control of the solder temperature profile is essential and twisting of the PCB must 
be kept to a minimum. Typical initial accuracies are in the range of 1% to 0.01%, which 
translates into 1 LSB (least significant bit) error in 6 to 12 bit converters [24]. 
1.4.2 Temperature Coefficient (TC) 
The temperature coefficient is a measure of a VR’s ability to maintain the prescribed 
output voltage under varying temperature. The TC or “drift”, has unit of parts-per-million 
per degree Celsius (ppm/°C). The temperature coefficient can be specified over several 
different temperature ranges, including the commercial temperature range (0 to 70°C), the 
industrial temperature range (-40 to 85°C), and the extended temperature range (-40 to 
125°C) [23].  
There are several methods of defining TC, with the “box” method being used most 
often [23]. This method to calculates maximum total error over the specified temperature 
range, whereas other methods use the values of the VREF at the endpoints of the temperature 
range (𝑇𝑀𝐼𝑁 , 𝑇𝑀𝐴𝑋). The endpoints method fails to account for curvature (higher-order) in 
the temperature change, hence are usually not ideal. It should however be noted that the 
box method may under-estimate the TC if the temperature of the application is smaller 
than the range over which the TC is specified [23].  
Equation (1.29) and (1.30) shows the formula for the box and endpoint measurement 
respectively.  
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𝑇𝐶𝐵𝑂𝑋 = 10
6 (
𝑉𝑅𝐸𝐹 𝑀𝐴𝑋|𝑇 − 𝑉𝑅𝐸𝐹 𝑀𝐼𝑁|𝑇
𝑉𝑅𝐸𝐹|𝑇0
) (
1
𝑇𝑀𝐴𝑋 − 𝑇𝑀𝐼𝑁
)  (1.29) 
 
𝑇𝐶𝐸𝑁𝐷𝑃𝑂𝐼𝑁𝑇𝑆 = 10
6 (
𝑉𝑅𝐸𝐹|𝑇𝑀𝐴𝑋 − 𝑉𝑅𝐸𝐹 |𝑇𝑀𝐼𝑁
𝑉𝑅𝐸𝐹|𝑇0
) (
1
𝑇𝑀𝐴𝑋 − 𝑇𝑀𝐼𝑁
) (1.30) 
The Figure 1.12 shows the different methods for TC calculation [23]. 
 
Figure 1.13: Different Methods for TC Calculation 
1.4.3 Thermal Hysteresis 
A change in output voltage as a result of a temperature change. When voltage 
references experience a temperature change and return to the initial temperature, they do 
not always have the same initial output voltage. Thermal hysteresis is challenging to 
correct and is a major source of error in systems that experience temperature changes of 
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25°C and above [25], [24]. Thermal hysteresis is not tested in production and datasheets 
only provide a typical shift [23], which is usually about 25 ppm. 
1.4.4 Long-Term Stability 
Long-term stability describes the typical shift in the reference voltage (VREF) after 1000 
hours (6 weeks) of continuous operation under nominal operating conditions and is it also 
an important performance metric for VRs, particularly for repeatability within a system. 
The long-term stability in a voltage reference increases with the square root of the elapsed 
time, usually expressed in ppm/1000 hours [23]. Longer-term shifts are caused by the 
aging of the circuit. The buried Zener references typically have a long-term stability of 5-
20 ppm/1000 hours which is the best for monolithic references [24] whereas bandgap 
references generally have a long-term stability of 20-120 ppm/1000 hours.  
1.4.5 Power Supply Rejection (PSR) 
To ensure system robustness, an “ideal” voltage reference circuit must reject 
fluctuations in supply voltage and generate a clean reference voltage. PSR is often used to 
evaluate how well a voltage reference circuit rejects supply noise or spurious signals at a 
given frequency coupled on the supply rails, which can be expressed in dB as 
 
𝑃𝑆𝑅 = 20 log (
𝑉𝑅𝐸𝐹
𝑉𝐷𝐷
)  (1.31) 
The PSR over a wide frequency range describes the susceptibility of the voltage 
reference circuit to power supply noise. 
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1.4.6 Line regulation 
An error produced by a change in the input voltage,  
∆𝑉𝑅𝐸𝐹
∆𝑉𝐷𝐷
. This is a dc specification 
and does not include the effects of ripple voltage or line transients. The importance of line 
regulation depends on the tolerance of the input supply. The line regulation (LR) of a VR 
expressed in ppm [23] is given by  
 
𝐿𝑅 = 106 (
𝑉𝑅𝐸𝐹|𝑉𝐷𝐷𝑀𝐴𝑋 − 𝑉𝑅𝐸𝐹 |𝑉𝐷𝐷𝑀𝐼𝑁
𝑉𝑅𝐸𝐹|𝑉𝐷𝐷𝑀𝐼𝑁
)(
1
𝑉𝐷𝐷𝑀𝐴𝑋 − 𝑉𝐷𝐷𝑀𝐼𝑁
) (1.32) 
Due the recent drive for low power mixed-mode SOC applications, power 
consumption, noise, area and power supply rejection (PSR) has become very important 
design criteria for voltage references (VR).  
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2. CMOS BANDGAP VOLTAGE REFERENCES 
Since the mid 1970’s, bandgap references (BGR) circuits have been widely used in 
analog IC. Most BGR circuit require some kind of diode but unfortunately, a good diode 
is usually not available in most standard digital CMOS processes. It is usually possible to 
create two types of bipolar junction transistor (BJT) devices from the standard structures 
in a digital CMOS process. One of these structures is similar to a lateral BJT device in a 
typical bipolar process and other is similar to that of a standard vertical device that can be 
found in several bipolar processes. 
In this section, we briefly describe 𝑝𝑛 diodes temperature characteristics and the 
implementation of BJTs in CMOS processes. We will also discuss an implementation of 
low power bandgap voltage reference in CMOS technology. 
2.1 Bipolar Transistors (BJT) in CMOS  
A realistic BJT has certain design and specified characteristics. The device doping has 
to follow a specific pattern; emitter needs to have the highest doping, followed by the base, 
with the collector having the lowest doping. The base of ideal BJT is usually very narrow 
to increase the speed of the device. A narrow base helps reduce the amount of charge that 
can be stored on the base and hence improves the device's switching speed [1]. The 
collector must have a much larger area than the emitter to allow as many charge carriers 
as possible to be collected. This design pattern improves the current gain of the device. 
In a standard digital CMOS process it is not possible to control these parameters since 
only the standard CMOS structures can be used. It is not possible for a designer to change 
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any of these process parameters. In typical single well CMOS processes, either NPN 
devices (p-well process) or PNP (n-well process) devices are available. 
The first transistor type is a lateral transistor that has a cross-section similar to that in 
Figure 2.1a. These lateral transistors is an arrangement of the standard MOSFET structure 
into a topology that will function as a bipolar transistor and is usually available twin-well 
process like the 𝐼𝐵𝑀180 𝐶𝑀𝑂𝑆7𝑅𝐹 process. It is modeled as an 𝑛𝑝𝑛, with the n+ cathode 
as the emitter, the p-well base, and deep n-well as the collector. Unfortunately they do not 
have ideal BJT characteristics. 
The other structure is a vertical 𝑝𝑛𝑝 transistor as shown Figure 2.1b, with the p+ 
junction, n-well, and substrate forming the emitter, base, and collector respectively. The 
vertical device is much simpler than the lateral device but has one significant drawback. 
To create the collector it is necessary to use the substrate as an active terminal in the 
transistor; meaning the collector voltage of all vertical devices on a single chip must be 
connected to the same potential. Hence, it is usually used as simple two terminal device 
(diode) in which the N-well and the substrate ring surrounding the device are shorted 
together. 
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a) 
 
 
 
    
b) 
 
 
 
Figure 2.1: CMOS BJTs a) Lateral NPN b) Vertical PNP 
 
2.2  𝐕𝐄𝐁 Temperature Characteristics 
The collector current, 𝐼𝑐, and forward voltage of the emitter-base diode of a 𝑝𝑛𝑝 BJT 
can be express as [14] 
 
𝑉𝐸𝐵 = 𝑉𝑇 ln (
𝐼𝑐
𝐼𝑠
) (2.1) 
The saturation current, 𝐼𝑠, is given by [6] 
 
𝐼𝑠 = 𝐶𝑇
𝜂𝑒
−
𝑉𝐺0
𝑉𝑇  (2.2) 
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where 𝐶 is a temperature-independent constant and 𝜂 is a process dependent constant 
ranging from 3.6 to 4. The 𝐼𝑐 can be expressed a temperature dependent current given by: 
 𝐼𝑐 = 𝐷𝑇
𝜃 (2.3) 
𝐷 is a constant and 𝜃 is a number defining the temperature dependence of the current 
forced through the collector. 
Using (2.1)-(2.3) and solving for the constants at reference temperature, 𝑇0, the 
temperature dependence of 𝑉𝐸𝐵 can be expressed as 
 
𝑉𝐸𝐵 = 𝑉𝐺0 −
𝑇
𝑇0
[𝑉𝐺0 − 𝑉𝐵𝐸(𝑇0)] − [𝜂 − 𝜃]𝑉𝑇 ln (
𝑇
𝑇0
) (2.4) 
Obtaining the Taylor-series expansion of the logarithmic components of equation 
(2.4), the temperature dependence, 𝑉𝐸𝐵, can be expressed as [6] 
 
𝑉𝐸𝐵 = 𝑉𝐺0 + (𝜂 − 𝜃)𝑉𝑇|𝑇0 − [
𝑉𝐺0 − 𝑉𝐸𝐵(𝑇0) + (𝜂 − 𝜃)𝑉𝑇|𝑇0
𝑇0
] 𝑇
− {
(𝜂 − 𝜃)𝑉𝑇|𝑇0
𝑇0
[𝑇 ln (
𝑇
𝑇0
) − 𝑇 + 𝑇0] }      
(2.5) 
where 𝑉𝐸𝐵(𝑇0) is the base-emitter voltage at 𝑇0 and 𝑉𝑇|𝑇0is the thermal evaluated at 𝑇0. 
An understanding of the 𝑉𝐸𝐵 relation above is central for the designing of accurate 
bandgap references. 
Based on (2.1) and (2.2), the TC of the 𝑉𝐸𝐵 is usually approximated as: 
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𝑇𝐶(𝑉𝐸𝐵) =
𝜕𝑉𝐸𝐵
𝜕𝑇
= −(
𝑉𝐺0 − 𝑉𝐸𝐵
𝑇
+
3𝑘
𝑞
)    (2.6) 
assuming 𝑉𝐸𝐵 = 650 𝑚𝑉 at room temperature, we get  𝑇𝐶(𝑉𝐸𝐵) = −2.2 𝑚𝑉/°𝐶 
2.3 Commercial Voltage Reference ICs 
Since the 1960s when the discrete Zener diode was introduce, monolithic voltage 
references have evolved over many generations [24], so that today they are available in 
various distinct categories. These include the Zener, MOS only, bandgap, the buried-
zener, the XFET® from Analog Devices, along with the FGA™ from Xicor/Intersil and 
mixed references. Integrated voltage references are now manufactured using various 
processes [24] (e.g. Bipolar, JFET, complementary-bipolar, Bi-CMOS, CMOS). 
The new design processes has led to high thermal stabilities, improved initial 
accuracies, lower-power, lower noise, smaller chips and packages. Voltage references 
today are subdivided into different types which includes micro-power, ultra-high 
precision, low dropout, low noise, shunt and general purpose references [24]. A lot of 
these references have added features for high performance applications such as 
automotive, space, defense, and avionics. Some references even allow for user trimming, 
filtering and adjustment of the reference voltage. 
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Figure 2.2: Types of Commercial Monolithic Voltage References 
The invention of the bandgap references by Bob Widlar in the late 1960’s [24] was 
probably due the fact that the references that was created by Zener diodes were sensitive 
to temperature drift, noisy and required more than 5 V to function [24]. Even though Zener 
references today are much less noisy and offers better temperature stability, they still 
require high voltages to function, hence are not ideal for low voltage applications. Hence 
the bandgap reference is the most popular for low voltage designs. 
The LM10 of National Semiconductor’s (now part of Texas Instruments Inc.) was the 
earliest device to use the first generation bandgap references. During the inventions of the 
BGR by Bob Widlar, Analog Devices Inc. also introduced its legendary AD580. The 
AD580 was the first precision BGR [24] and based on what is referred to today as the 
Brokaw cell (we will discuss the CMOS implementation of it in the next section).  
Since its invention, BGRs have been refined and manufactured by various analog product 
makers [24]. Although the two-terminal (shunt) bandgaps are most common, there are 
more sophisticated series types. Table 2.1 provides a summary of some of the popular 
proprietary bandgap based voltage reference products. Table 2.2 performance comparison 
of selected bandgap references in today’s market.  
Voltage 
References
Ultra-high 
precision 
Low 
dropout
Low noise Shunt
General 
purpose
micro-power
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Table 2.1: Popular Proprietary Bandgap Based Voltage Reference Products 
Manufacturers  Products 
Analog Devices ADR34xx, ADR280, REF19x 
Intersil  ISL21010-xx, ISL21080-xx, ISL21060-xx 
Linear Technology LTC6655, LT1004, LM185, LT1034, LT1634 
Maxim MAX6072, MAX6071, MAX6070, MAX6010, MAX8069 
Microchip MCP1525/41 
Texas Instruments LM412x, LM4132, LM4140, REF29xx, REF3012 
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Table 2.2: Performance Comparison of Selected Bandgap References in Today’s Market 
Specification REF3012 MAX6070 REF191 ISL21080-09 MCP1525/41 
Technology CMOS N/A CMOS N/A CMOS 
Temperature Range (℃) -40 – 125 -40 – 125 -40 – 85 -40 – 85 -40 – 85 
Supply Voltage (V) 1.8 – 5.5 2.7 – 5.5 3– 15 2 – 5.5 2.7 – 5.5 
Supply Current (µA) 42 130 45 0.35 95 
Vref (V) 1.250 1.250 2.048 0.9 2.5 
Initial Accuracy (± %) 0.2 0.08 0.1 0.7 1 
TC (ppm/℃) 35 8 10 50 50 
LR (µV/V) 60 100 16 30 107 
PSR (dB) @120Hz -62 -100 -82 -40 -75 
Output Voltage Noise 
(0.1 to 10Hz, µVp-p) 
14 3.6 20 40 145 
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2.4 The Classical CMOS Bandgap Reference 
The most common bandgap reference (BGR) is a first order voltage reference. These 
reference is based on summing the voltage of a forward-biased diode (or base-emitter 
junction) and a PTAT voltage obtained from the ∆𝑉𝐸𝐵. These can either be implemented 
as a current or voltage mode as shown in Figure 1.10 or a voltage mode whose CMOS 
implementation is shown in Figure 2.2 
From the Figure 2.2 the, we have 
 𝑉𝑅𝐸𝐹 = 𝑉𝐸𝐵2 + 𝑉𝑅1  (2.7) 
Also, assuming the op-amp has large gain and that its input terminals (𝑉𝐴 and 𝑉𝐵) are 
at the same voltage, then 
 𝑉𝑅𝑃𝑇𝐴𝑇 = 𝑉𝐸𝐵2 − 𝑉𝐸𝐵1 = ∆𝑉𝐸𝐵  (2.8) 
Considering (1.15), 
 
𝐼 =
𝑉𝑅𝑃𝑇𝐴𝑇
𝑅𝑃𝑇𝐴𝑇
=
∆𝑉𝐸𝐵
𝑅𝑃𝑇𝐴𝑇
=
𝑉𝑇 ln(𝑛)
𝑅𝑃𝑇𝐴𝑇
 (2.9) 
This makes, 
 
𝑉𝑅1 = 𝐼𝑅1 =
𝑅1
𝑅𝑃𝑇𝐴𝑇
𝑉𝑇 ln(𝑛) (2.10) 
Clearly, 𝑉𝑅1 is PTAT voltage and when added the 𝑉𝐸𝐵2, as in (2.7) we will obtain a first 
order temperature reference given by: 
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𝑉𝑅𝐸𝐹 = 𝑉𝐸𝐵2 +
𝑅1
𝑅𝑃𝑇𝐴𝑇
𝑉𝑇 ln(𝑛) (2.11) 
A zero TC (ZTC) can be obtained at a particular temperature by differentiating (2.11) 
and equating to zero.  
 𝜕𝑉𝑅𝐸𝐹
𝜕𝑇
=
𝜕𝑉𝐸𝐵2
𝜕𝑇
+
𝑅1
𝑅𝑃𝑇𝐴𝑇
(
𝑘
𝑇
) ln(𝑛) (2.12) 
Note that a room temperature 
𝑘
𝑇
≈ 0.086 𝑚𝑉/°𝐶 and 
𝜕𝑉𝐸𝐵2
𝜕𝑇
≈ −2.2𝑚𝑉/°𝐶. Hence for 
ZTC at room temperature 
 𝑅1
𝑅𝑃𝑇𝐴𝑇
ln(𝑛) = 25.58 (2.13) 
 
Figure 2.3: A CMOS Bandgap Reference (The Brokaw Cell) 
Using the (1.15) and (2.4) it can be shown that for ZTC at 𝑇 = 𝑇0, the output 𝑉𝑅𝐸𝐹 is: 
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 𝑉𝑅𝐸𝐹|𝑇0 = 𝑉𝐺0 + [𝜂 − 1]𝑉𝑇|𝑇0 (2.14) 
For the case of 𝑇0 = 300 𝐾 and 𝜂 = 2.3 implies,  
 𝑉𝑅𝐸𝐹|𝑇0 = 1.24 𝑉 (2.15) 
The name bandgap originates from the fact that output is dependent of the bandgap 
voltage (𝑉𝐺0) of silicon as seen in (2.14). The voltage reference circuit in Figure 2.3 is a 
CMOS implementation of the voltage reference originally proposed by Brokaw, A.P. in 
1974.  Due to the 1.24 V voltage output for ZTC this reference requires a supply above 1 
V to function, hence other techniques have been proposed over the years for sub-1 V 
designs. An example of such circuits is described in the next section. 
2.5 Design of Sub-1 V CMOS Bandgap Reference 
This section presents a bandgap reference that is implemented in the IBM180 
CMOS7RF process. The circuit is a current-mode BGR which uses a non-linear curvature 
compensation to achieve a 9 ppm TC at a supply of 1.1 V. For modern SOC application, 
it is necessary for embedded VRs to have high power -supply rejection (PSR) over wide 
frequency bandwidth in order to reject noise from the high speed on-chip digital circuits 
[26]. Hence, PSR enhancement techniques are used to achieve a PSR of -67dB at 100Hz 
and -42.7dB at 10MHz. The bandgap dissipates 14µA current at room temperature. 
2.5.1 Circuit Overview 
The bandgap Reference (BGR) is shown in Figure 2.3. The bandgap is composed of 
three main blocks: the op-amp, bandgap core and PSR enhancement circuit. The Self 
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Cascode (SC) current mirror is used to ensure high output impedance and also allow for 
low voltage operation. 
2.5.2 Curvature Compensation 
The overall concept of the BGR temperature compensation is illustrated in Figure 2.2a. 
The curvature compensation is based on a non-linear temperature discussed in section 
1.3.2. The first step is to generate a PTAT current 𝐾𝑉𝑇 and use it to compensate the linear 
term of a 𝑉𝐸𝐵-based current, 𝐼𝐸𝐵. After the first-order correction, a non-linear current is 
added to 𝐹𝑉𝑇 ln (
𝑇
𝑇0
) to compensate for the logarithm temperature terms of the 𝑉𝐸𝐵-based 
current.  
The circuit implementation of the non-linear compensation is shown in Figure 2.2b. 
Assuming the voltages at node 𝐴 and 𝐵 are equal, and using equation (1.14) - (1.16), 
 
𝐼𝑃𝑇𝐴𝑇 = 
𝑉𝐸𝐵2 − 𝑉𝐸𝐵1
𝑅𝑃𝑇𝐴𝑇
=
𝑉𝑇
𝑅𝑃𝑇𝐴𝑇
ln(𝑛) (2.16) 
and current 𝐼𝐶𝑇𝐴𝑇 is given by: 
 
𝐼𝐶𝑇𝐴𝑇 = 
𝑉𝐸𝐵2
𝑅𝐶𝑇𝐴𝑇
 (2.17) 
Since the currents through 𝑄1 and 𝑄2 is PTAT, applying (2.4), 
 
𝑉𝐸𝐵2 = 𝑉𝐺0 −
𝑇
𝑇0
[𝑉𝐺0 − 𝑉𝐵𝐸2(𝑇0)] − [𝜂 − 1]𝑉𝑇 ln (
𝑇
𝑇0
) (2.18) 
Also the current through 𝑄3 is constant making: 
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𝑉𝐸𝐵3 = 𝑉𝐺0 −
𝑇
𝑇0
[𝑉𝐺0 − 𝑉𝐵𝐸3(𝑇0)] − [𝜂]𝑉𝑇 ln (
𝑇
𝑇0
) (2.19) 
Hence,  
 
𝐼𝑁𝐿 =
𝑉𝐸𝐵2 − 𝑉𝐸𝐵3
𝑅𝑁𝐿
=
𝑉𝑇
𝑅𝑁𝐿
ln (
𝑇
𝑇0
) (2.20) 
This gives an output voltage: 
 
𝑉𝑅𝐸𝐹 = 𝑅0[
𝑉𝐸𝐵2
𝑅𝐶𝑇𝐴𝑇
+
𝑉𝑇
𝑅𝑃𝑇𝐴𝑇
ln(𝑛) +
𝑉𝑇
𝑅𝑁𝐿
ln (
𝑇
𝑇0
)] (2.21) 
This allows for a compensated reference voltage other than 1.2V to be achieved. 
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a) 
 
  
b) 
 
Figure 2.4 BGR Curvature Compensation a) Concept b) Implementation 
 
VEB Based 
Current     
Generator
PTAT 
Current     
Generator
Non-Linear 
Current
Generator
VREF
IEB
KVT
IPTAT
INL
INL
IEB
KVTln(T/T0)
IPTAT
IEB + IPTAT   IZTC= IEB + INL + IPTAT
R(IEB+ KVT + KVTln(T/T0))
VREF
IEB IEB
IPTAT
IPTATRPTAT
RCTAT RCTAT
RNL
IZTC IZTC IZTCIZTC
R0
INL
VREF
1                  :                1                      :                  1         :      1
Current Mirror
A
Q1 Q2
n 1 1
Q3
B
 50 
 
 
Figure 2.5: The Proposed Bandgap Reference (BGR) 
 
2.5.3 PSR Improvement 
The method used here is to add a voltage-adder (implemented with 𝑀𝑃 and 𝑀𝑁) as 
shown in the Figure 2.4. This circuit feeds the supply noise directly into the feedback loop, 
hence modulating the 𝑉𝑔2 of 𝑀1, 𝑀2 and 𝑀0 current mirror with respect to their source 
terminal voltages. Since the drain current, 𝐼𝐷, varies with 𝑉𝐺𝑆, the current becomes less 
sensitive to the supply noise. 
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The supply rejection of the circuit (with the adder) can be shown to be: 
 𝑣𝑅𝐸𝐹
𝑣𝑑𝑑
= 𝑔𝑜0𝑅0 +
𝑅0
1 + 𝑔𝑚0𝑅0
1
𝑅𝑒𝑞
[
𝑔𝑚𝑁 − 𝑔𝑚𝑃
𝑔𝑚𝑁
1
𝐴
+
1
𝐴𝑑𝑑
+
𝑔𝑜𝑁 − 𝑔𝑜𝑃
𝑔𝑚𝑁
1
𝐴
𝑔𝑜1,2
𝑔𝑚1,2
] 
(2.22) 
since 𝑔𝑜0 ≪
1
𝑅0
, and 𝑔𝑚0𝑅0 ≫ 1  
 
𝑃𝑆𝑅 =
𝑣𝑅𝐸𝐹
𝑉𝑑𝑑
≈
1
𝑔𝑚0𝑅𝑒𝑞𝐴𝑑𝑑
 (2.23) 
where 𝑅𝑒𝑞 = 𝑅𝐶𝑇𝐴𝑇//(
1
𝑔𝑚𝑄1
+ 𝑅𝑃𝑇𝐴𝑇)  − 𝑅𝐶𝑇𝐴𝑇//(
1
𝑔𝑚𝑄2
), where 𝐴 and 𝐴𝑑𝑑 are the op-
amp differential gain and PSR respectively. 
To improve the supply rejection, self cascode devices are used to achieve low 𝑔𝑜0 
(high intrinsic output impedance).From (2.23) a high PSR can be achieved by using an 
op-amp with high PSR. 
The adder circuit is implemented by using an NMOS (MN) and PMOS (MP) [27]. 
Neglecting the ripple at the output of the op-amp (since PMOS input stage op-amp is used 
to achieve a high PSR), the PSR at node 𝑉𝑔2 mainly depends on the PSR enhancement 
stage. The PMOS input stage op-amp uses a PMOS tail current mirror, resulting in a large 
impedance from VDD to the output and hence a large PSR Op-amp. 
The diode-connected MP has a low impedance of  
1
𝑔𝑚𝑃
, where 𝑔𝑚𝑃 is the trans-
conductance of 𝑀𝑃. The PSR at node 𝑉𝑔2 is given by 
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 𝑣𝑔1 =
𝑟𝑑𝑠𝑁
1
𝑔𝑚𝑃
+ 𝑟𝑑𝑠𝑁
𝑣𝑑𝑑 ≈ 𝑣𝑑𝑑 (2.24) 
From (15), the ripple from the supply is injected at node 𝑉𝑔2, so 𝑉𝑔2 follows the supply 
ripple, maintaining the 𝑉𝐺𝑆 of 𝑀0, 𝑀1, 𝑀2 and 𝑀3 constant. 
Though the PSR is increased by the above method, the bandwidth is limited. The 
transistor 𝑀4, which operates in the linear region is used to extend the bandwidth. The 𝐶𝑔𝑠 
of 𝑀4 combined with its impedance allows for the creation of a pole close to the op-amp 
PSR zero, hence extending the PSR bandwidth of the whole circuit. Optimal result is 
obtained if 𝑀4 is biased to operate in saturation but due headroom constraints it is made 
to operate in triode. 
This allows for high PSR at high frequencies. The self cascode structure offers high 
output impedance similar to a regular cascode structure whilst output voltage requirements 
are similar to that of a single transistor [28]. 
2.5.4 Op-Amp 
The op-amp is the two stage OTA shown in the Figure 2.5. The PMOS input of the 
op-amp allows for high PSR (𝐴𝑑𝑑), this helps improve the overall PSR of the bandgap as 
evident from (2.23). Since the input of the op-amp is biased by 𝑉𝐸𝐵, the expected input-
common mode range (ICR) voltage would be approximately from 400 mV to 800 mV. 
Also with a PMOS input, the minimum supply would be determined by the upper limit 
of the ICR (𝐼𝐶𝑅+), i.e. 
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 𝐼𝐶𝑅+ = 𝑉𝐷𝐷(𝑚𝑖𝑛) − 𝑉𝑑𝑠𝑎𝑡7 − 𝑉𝐺𝑆1,2 ≈ 0.8 𝑉 (2.25) 
From (2.25), with the transistors 𝑀1 and 𝑀2 operating in weak inversion with 𝑉𝐺𝑆1,2 =
200 𝑚𝑉, and 𝑉𝑑𝑠𝑎𝑡7 = 100 𝑚𝑉, the minimum supply,  𝑉𝐷𝐷(𝑚𝑖𝑛), would be 1.1 𝑉. 
The op-amp was designed to meet the following specifications: DC Gain of 75dB, 1.6MHz 
GBW with phase margin of 65°, PSR of -50dB and 3µA from 1.1 V. 
 
 
Figure 2.6: PSR Improvement Concept 
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Figure 2.7: Op-Amp for BGR 
 
2.5.5 Startup 
The transistors 𝑀𝑆1 −𝑀𝑆5 form the startup for the circuit in Figure 2.5. There is no 
current drawn by the startup circuit once the BGR is on.  At startup, there is no current 
through 𝑄1 , 𝑄2 and 𝑄3  making their 𝑉𝐸𝐵 zero. Hence the output of the inverter in the 
startup (consisting of 𝑀𝑆2 −𝑀𝑆5) is high, turning transistor 𝑀𝑆1 on. As 𝑀𝑆1 is turned on, 
the gate of the PMOS current mirrors in the core is lowered, hence the transistors 𝑀0 −
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becomes close to 650 mV at room temperature, therefore the output of the inverter 
becomes low. This switches the transistor 𝑀𝑆1 off. 
2.5.6 Experimental Results 
The proposed VR has been fully implemented in 0.18-μm CMOS technology. The 
measured temperature coefficient (TC) performance for temperatures ranging from -20℃ 
to 80℃ is shown in Figure 2.6. The TCs of the untrimmed voltage references range from 
11-13 ppm for supply from 1.1 V to 2.2 V. 
To measure the PSR of BGR a supply ripple of 200 mV peak is injected across the 
entire frequency range.  An external high bandwidth amplifier is connected at the output 
of the BGR for the PSR measurement. The amplifier is constructed to have a gain of 
around 40 dB over the measured frequency to avoid hitting measurement equipment 
sensitivity floor. The PSR performance between 10Hz and 80MHz shown in Figure 2.9. 
 
 
 
 56 
 
 
Figure 2.8: Measured Temperature Dependence of the Proposed BGR 
 
 
Figure 2.9: Measured PSR of Output BGR 
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Table 2.3: Performance Comparison of Sub-1 V BGR with Previous Works 
Parameter This Work [29] [16] [30] [31] [32] 
Technology 0.18µm 0.18µm 0.6µm 0.6µm 0.5µm 
0.5µm 
BiCMOS 
Supply 
Voltage (V) 
1.1 to 2.2 1.1 – 1.8 2 –5 
0.98 –
1.5 
3.7 1 – 5 
Supply 
Current 
(µA) 
12 14 23 18 378 20 
Vref (V) 0.655 1.012 1.142 0.603 1.121 0.190 
TC(ppm/℃) 10 4 5.3 15 120 11 
LR (%/V) 0.0497 N/A 0.125 0.73 N/A 0.025 
PSR(dB) 
@100Hz 
@10MHz 
 
 
-67 
-40 
 
 
 
-75 
-23 
 
 
 
-40 
-10 
 
 
 
-44 
-17 
 
 
 
-43 
-10 
 
 
N/A 
N/A 
Die 
Area(mm
2
) 
0.32 N/A 0.057 0.24 0.4000 0.4000 
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3. AN ALL-MOSFET VOLTAGE REFERENCE WITH -50 dB PSR @ 80 MHz 
FOR LOW POWER SOC DESIGN 
This section presents a voltage reference (VR) with PSR better than 50 dB for 
frequencies up to 80 MHz, which uses MOSFETs only. In addition to a compact MOSFET 
low-pass filter, a combination of feedback and feed-forward techniques is proposed for 
wide bandwidth PSR. The VR is fabricated in a standard 0.18µm CMOS process. It 
achieves a temperature coefficient of 19 ppm/°C from -35 °C to 80 °C. The line regulation 
is 0.098 %/V for a step from 1.1 V to 2.2 V supply voltage with 550 nW at room 
temperature and 0.0180 mm2. 
3.1 Motivation and Overview 
Due to the nonlinear temperature behavior and voltage limitation of base-emitter 
voltages, bandgap BGRs, discussed in the previous section 2, are not suitable for high-
precision applications with low power consumption [33], [34]. Furthermore, the use of 
resistors in BGRs makes it difficult to reduce the power consumption without a substantial 
increase in area [34]. The methods proposed in [34], [35] avoid the use of resistors, hence, 
achieve compact ultra-low power BGRs but with poor temperature stability (Temperature 
Coefficients (TCs) > 100ppm). 
The noise injected to the output of VR circuit through the supply is the most significant 
noise, in comparison to other sources. Hence high PSR VR is desired to achieve better 
performances in both analog and digital systems, especially in radio frequency (RF) 
system. To meet the goals of low voltage supply and low power dissipation, it is necessary 
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to avoid using complex architecture and circuits. On the other hand, it is necessary to 
choose a structure to achieve high PSR, over a wide frequency range to reject noise 
coupled from high-speed digital circuit on the chip [26]. 
A resistor-less low-power non-bandgap voltage reference is presented in this section. 
In the proposed VR, a proportional to absolute temperature (PTAT) voltage is converted 
to a current proportional to μT2. This current is used to extract a temperature-stable 
reference voltage from the 𝑉𝐺𝑆 of a diode-connected NMOS. In addition to a compact 
MOSFET low-pass filter (LPF), a combination of feedback and feed-forward techniques 
is also proposed for wide bandwidth PSR enhancement. 
3.2  Architecture and Design 
The basic topology of proposed VR circuit is shown in Figure 3.1. A PTAT voltage is 
generated using a PTAT voltage generator and converted to a current proportional to 𝜇𝑇2, 
which serves as bias current for the whole VR. Finally, a diode-connected pMOS transistor 
(active load) is used to generate a temperature-stable reference voltage:  
 𝑉𝑅𝐸𝐹 = 𝑉𝑇𝐻 + 𝛼𝑉𝑇 (3.1) 
α is determined by transistor ratios, VTH (threshold voltage) serves as a complementary to 
absolute temperature (CTAT) voltage and αVT is a  PTAT voltage.  
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The feedforward and feedback paths enhance the PSR performance of the VR up to 
medium range frequency. The LPF is a compact MOSFET low-pass filter used to filter 
the supply noise at high frequencies.  
A 5 bit trimming is applied to the output current to cancel the effects of process 
variation. The PTAT voltage generator, the V-to-I converter and the feedback form a self-
biased current source. The feedback in self-biased current source is used to provide feed-
forward and feedback paths for power supply noise.  
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Figure 3.1:  The Conceptual Bock Diagram of the Proposed VR Circuit
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3.2.1 PTAT Voltage Generator 
The difference between 𝑉𝐺𝑆 values of two PMOS transistors biased in sub-threshold 
region gives a PTAT voltage. The composite transistor, shown in Figure 3.2, is used to 
provide the desired PTAT voltage for the biasing of the VR. To eliminate the body effect 
through the source to body of each transistor, the transistors are implemented in their own 
wells. 
The 𝐼𝐷 of a MOSFET in weak inversion is based on the channel diffusion current and 
is given by the following expression 
 
𝐼𝐷 = 𝐼𝑠 (
𝑊
𝐿
)(1 − 𝑒
−
𝑉𝐷𝑆
𝑉𝑇 )𝑒
𝑉𝐺𝑆−𝑉𝑇𝐻
𝑚𝑉𝑇   (3.2) 
𝐼𝑠 = (𝑚 − 1)𝜇𝐶𝑜𝑥𝑉𝑇
2 is the characteristic current, 𝑚 is gate-to-surface coupling 
coefficient (sub-threshold slope factor).  
For 𝑉𝐷𝑆 ≥ 4𝑉𝑇, the effect of the 𝑉𝐷𝑆 on the current can be neglected [36]. From the 
Figure 3.2, using the equation (3.2), 𝑉𝑃𝑇𝐴𝑇 can be expressed by  
 𝑉𝑃𝑇𝐴𝑇 = 𝑉𝐺𝑆1 − 𝑉𝐺𝑆2 = 𝑚𝑉𝑇ln (𝑁𝐾) (3.3) 
where 𝑁 =
𝑆𝑀𝑄2
𝑆𝑀𝑄1
 and 𝐾 is the ratio of the current through 𝑀𝑄1 and 𝑀𝑄2. Figure 3.3 shows 
the simulation results for the PTAT voltage of Figure 3.2 across process corners. 
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Figure 3.2: Composite Transistor PTAT Voltage Generator 
 
Figure 3.3: VPTAT across Process Corners 
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the VR. As discussed in the section 4.2.2, in addition to minimizing the voltage difference 
between A and B, the feedback is also used to realize a feedforward transfer function for 
power supply noise. 
 
Figure 3.4: Self-Biased Current Source 
 
From equation (3.6) and (3.7) for MP1 and MP2 in strong inversion; 
 𝑉𝐺𝑆1 − 𝑉𝐺𝑆2 = 𝑉𝑃𝑇𝐴𝑇 = 𝑚𝑉𝑇 𝑙𝑛 𝐾𝑁 (3.4) 
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√
2𝐼𝐵𝐼𝐴𝑆
𝑘𝑃
 [
1
√𝑠𝑀𝑃2
−
1
√𝑠𝑀𝑃1
] = 𝑚𝑉𝑇 𝑙𝑛 𝐾𝑁 (3.5) 
 
𝐼𝐵𝐼𝐴𝑆 =
𝑘𝑝
2
(𝑚𝑉𝑇 𝑙𝑛 𝐾𝑁)
2𝑆𝑀𝑃1 [√
𝑆𝑀𝑃1
𝑆𝑀𝑃2
− 1]
2
 (3.6) 
Where 𝑘𝑝 = 𝜇𝑝𝐶𝑜𝑥 and 𝜇𝑝 is mobility of holes. The current is determined only by the 
aspect ratios (𝑆𝑀1 , 𝑆𝑀2 , 𝑆𝑀𝑃1 𝑎𝑛𝑑 𝑆𝑀𝑃2) and the current ratio 𝐾. 
Given equation (1.33), the TC of IBIAS is given by: 
 
𝑇𝐶𝐼𝐵𝐼𝐴𝑆 =
1
𝐼𝐵𝐼𝐴𝑆
𝜕𝐼𝐵𝐼𝐴𝑆
𝜕𝑇
=
2 + 𝛼𝜇
𝑇
 (3.7) 
The 𝛼𝜇  above in standard 0.18µm this makes IBIAS negative TC. The simulation of the 
temperature dependence of IBIAS is shown in Figure 3.5.  
 
Figure 3.5: Temperature Dependence of IBIAS across Process Corners 
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The use of the composite transistor allows for the minimum voltage requirement of 
the self-biased current source to scale with technology, unlike the solutions in [2, 3, and 
5] which use BJTs.  
Since the self-biased current source has two stable states corresponding to the current 
given by (3.6), and zero, a startup circuit (formed by MS1-MS3 as shown in Figure 3.6) is 
used to ensure that the former state is achieved. A detail explanation of this startup circuit 
is done in section 4.2.4.  
3.2.3 Loop Compensation 
The usual constant-gm bias circuit has only one feedback loop, but the addition of 
𝑀𝑁0 and 𝑀𝑃0 adds a feedback path (in Figure 3.6) that controls the gate voltage of 𝑀𝑁2 
without requiring the diode connection of 𝑀𝑁2. A compensation capacitor (𝐶𝐶) is placed 
at the high impedance node. This creates a dominant pole formed by 𝐶𝐶 and 
𝑟𝑑𝑠𝑀𝑃1//𝑟𝑑𝑠𝑀𝑁2. The 𝐶𝐶 can be connected between node 𝐵 and node 𝐺 instead of between 
𝐵 and 𝑉𝐷𝐷 (or 𝐺𝑁𝐷); this connection would benefit from the advantage of the Miller 
effect introduced by the voltage gain from node 𝐵 to node 𝐺. 
3.2.4 Reference Generator  
Consider the active load of the proposed VR, shown in Figure 3.6. Assuming that all 
transistors of the active load (𝑀𝑃5 and 𝑀𝑃6) work in the strong inversion, the output 
reference voltage is given by: 
 67 
 
 
𝑉𝑅𝐸𝐹 = 𝑉𝐺𝑆𝑀𝑃6 = 𝑉𝑇𝐻𝑀𝑃6 + √
2𝑀𝐼𝐵𝐼𝐴𝑆
𝑘𝑝𝑆𝑀𝑃6
  (3.8) 
From (3.8), it is apparent that the temperature dependence of the 𝑉𝑅𝐸𝐹 consists of two 
terms. One of the terms is due to the temperature dependence of 𝑉𝑇𝐻 and the other is due 
the temperature dependence of the 𝐼𝐵𝐼𝐴𝑆 and of mobility (μ𝑝).  
As is seen from (3.6), 𝐼𝐵𝐼𝐴𝑆, which is proportional to 𝐾𝑝 ( 𝜇𝑝𝐶𝑜𝑥), would completely 
suppresses the effect of the temperature dependence of mobility (𝜇𝑝) on 𝑉𝑅𝐸𝐹. Using (3.6) 
and (3.8), we can write the expression for the output voltage 𝑉𝑅𝐸𝐹 as: 
 𝑉𝑅𝐸𝐹 = 𝑉𝑇𝐻𝑀𝑃6 + 𝛼𝑉𝑇 (3.9) 
 
𝛼 = 𝑚𝑙𝑛𝐾𝑁√𝑀
𝑆𝑀𝑃1
𝑆𝑀𝑃6
[√
𝑆𝑀𝑃1
𝑆𝑀𝑃2
− 1]
−1
 (3.10) 
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Figure 3.6: Proposed VR Circuit 
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3.2.5 PSR Improvement 
The PSR of the VR can obtained by using similar analysis in section 4.2.4 and noting 
that the gain from node G to gate of 𝑀𝑃5 is given by:  
 𝑔𝑚𝑀𝑁4
𝑔𝑚𝑀𝑃4
≈ 1 (3.11) 
This gives PSR performance similar the expressions obtained in section 4.2.4. Here also, 
a compact MOSFET LPF with an equivalent 3dB bandwidth of 200Hz is used in the output 
to filter the noise without any extra power consumption. 
3.2.6 Trimming Circuit 
Since 𝑉𝑇𝐻 varies with process corners, output voltage (𝑉𝑅𝐸𝐹), which depends on 𝑉𝑇𝐻 
as seen in (3.10), will also change from one process corner to the other even if accurate 
matching of the  transistor ratios is attained. To compensate for these changes, the bias 
current of the active load MP3 is changed accordingly. To implement these variations the 
5-bit current mirror shown Figure 3.7 is used. These allows for the bias current to be 
changed in binary multiples. Note the 𝐼𝑋 is a mirror copy of 𝐼𝐵𝐼𝐴𝑆. 
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Figure 3.7: Trimming Circuit 
 
3.3 Design Considerations 
The main design considerations for the proposed VR are channel length modulation, 
process variation and the dynamic range. These consideration would be discussed in 
detailed in this section. 
3.3.1 Channel Length Modulation 
For proper device matching, minimum width and length should not be chosen for the 
devices used to define gains. Moreover, in order to substantially reduce the channel length 
modulation, long channel lengths are used for all transistors in the current mirrors, the 
feedback transistor MN0 and the active load pMOS MP6. Noise through the supply feeds 
through to the various nodes of the sub-circuits including the output node via the parasitic 
capacitances of the transistors. Hence, there is a need to keep the transistors small to 
minimize these parasitics at critical nodes.   
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The drain-source voltage of 𝑀𝑃𝑄1 𝑎𝑛𝑑 𝑀𝑃𝑄2, which operates in the subthreshold 
region, must be larger than 4𝑉𝑇 so that the 𝑉𝐷𝑆 dependence of the current in (3.2) becomes 
negligible. To achieve this at all temperatures 𝐾𝑁 ≥ 22. In this design I used 𝐾 = 4 and 
𝑁 = 8. 
3.3.2 Process Variation 
Neglecting the mismatch of the W/L ratios in (3.9), the sensitivity of the reference 
voltage is mainly due to the accuracy of threshold voltage of the diode-connected pMOS 
transistor MP6.  To achieve a low sensitivity to process, the variation of the threshold 
voltage of the MP6 has to be minimized. 
The Gaussian distribution of threshold depends on process variation and mismatch. 
The mismatch variation magnitude, dominated by random dopant fluctuations, is generally 
observed to be inversely proportional to√𝑊𝐿 [37]. Hence, such variations can be reduced 
by setting the channel length and width of MP6 large enough, until mismatch is negligible 
compared to the effect of process variations. 
Process variations affect adjacent transistors similarly, and are due to intra-wafer, 
inter-wafer, or inter-batch non-uniformity of the process [11]. From simulations (shown 
in Figure 3.10), I observed that the variation of the reference voltage due process variations 
and mismatches is above 3% across temperature. I used the 5-bit trimming circuit to reduce 
this variation to less than 1%. The trimming process involves a single step trimming. I 
adjusted the output bias current to achieve designate reference value while also 
minimizing the temperature dependence.   
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3.3.3 Dynamic Range  
The active load dictates the minimum supply voltage for the VR. We have to ensure 
that transistors MP6 and MP5 operate in strong inversion. Hence, the condition below has 
to be satisfied: 
 𝑉𝐷𝐷 > 𝑉𝑅𝐸𝐹 + 𝑉𝑑𝑠𝑎𝑡𝑀𝑃5 (3.12) 
To ensure that the all the transistors of pMOS current mirrors (MP0-MP3) are in strong 
inversion, a minimum supply 1.2 V is therefore required in the IBM 0.18µm CMOS 
process. The maximum supply is imposed by the maximum drain-source Voltage (VDSmax) 
allowed for MOS transistors, as expressed below: 
 𝑉𝐷𝐷 < 𝑉𝐺𝑆 + 𝑉𝐷𝑆(𝑚𝑎𝑥) (3.13) 
In IBM 0.18µm CMOS process, VDSmax is 1.8 V, hence the maximum supply 2.2 V. 
3.4 Temperature Compensation 
By differentiating (3.9) with respect to temperature and taking into account equation 
(4.16) and (1.8) we obtain 
 
𝜕𝑉𝑅𝐸𝐹
𝜕𝑇
=  −𝛼𝑉𝑇𝐻 +𝑚
𝑘
𝑞
𝑙𝑛𝐾𝑁√𝑀
𝑆𝑀𝑃1
𝑆𝑀𝑃6
[√
𝑆𝑀𝑃1
𝑆𝑀𝑃2
− 1]
−1
 (3.14) 
The first-order temperature coefficient of the threshold voltage (𝛼𝑉𝑇𝐻) of a large pMOS 
transistors in the IBM 0.18µm CMOS process is 0.990 mV/℃. It is evident from (3.15), 
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the temperature coefficient is independent of the temperature dependence of the carrier 
mobility. The perfect suppression of the temperature dependence of the mobility is 
achieved; this leads to a smaller temperature coefficient over a wide temperature range (-
30 ℃ to 110℃) compared to [5]. 
The zero temperature coefficient (ZTC) is achieved by setting the equation (3.15) to 
zero: 
 
√𝑀
𝑆𝑀𝑃1
𝑆𝑀𝑃6
=
𝛼𝑉𝑇𝐻 [√
𝑆𝑀𝑃1
𝑆𝑀𝑃2
− 1]
𝑚
𝑘
𝑞 𝑙𝑛𝐾𝑁
 (3.15) 
It is clear that (3.16) is true within some approximations and the simplified transistor 
characteristics. This first-order condition for a ZTC has been calculated by neglecting any 
non-ideal effect. Henceforth, if (3.16) is satisfied, (3.9) can be written as 
 𝑉𝑅𝐸𝐹 = 𝑉𝑇𝐻0 + 𝛼𝑉𝑇𝐻𝑇0 (3.16) 
3.5 Design of the Proposed Voltage Reference 
As way of designing the proposed reference in Figure 3.6, the following steps can be 
useful.  
i. Start by stetting the PTAT voltage (𝑉𝐷𝑆 of 𝑀𝑃𝑄1) at 100 mV room temperature. 
This ensures that 𝑉𝐷𝑆𝑀𝑃𝑄1 is above 4𝑉𝑇 over whole temperature range.  
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ii. Pick an 𝐼𝐵𝐼𝐴𝑆 at room temperature, 
𝑆𝑀𝑃1
𝑆𝑀𝑃2
 , and use (3.6) to calculate 𝑆𝑀𝑃1 and 𝑆𝑀𝑃2. 
For example, I used 𝐼𝐵𝐼𝐴𝑆 = 100nA  and 
𝑆𝑀𝑃1
𝑆𝑀𝑃2
= 4. Note relatively large channel 
lengths should be use (at least above 3µm for 0.18µm process). 
iii. Use (3.3) to determine the ratio of 𝑁 and 𝐾. Note 𝑚 can be extracted for a 
particular temperature. In my design the 𝑚 at room temperature is 1.3. 
iv. Using the bias current and (3.2), the 𝑆𝑀𝑃𝑄1 and 𝑆𝑀𝑃𝑄2 is determined. Since these 
transistors operates in subthreshold use lengths above 4µm to ensure proper ratio 
matching. 
v.  To minimize the consumption, the current through 𝑀𝑃0 is half of 𝐼𝐵𝐼𝐴𝑆. These 
current should not be reduce below a quarter of 𝐼𝐵𝐼𝐴𝑆, doing that will create 
stability problems. 
vi. Since the currents through the current mirror transistors 𝑀𝑁0 −𝑀𝑁4 are known 
their sizes can be determined. 
vii. A simulation should be performed to determine 𝛼𝑉𝑇𝐻 . As shown Figure 1.3b the 
𝛼𝑉𝑇𝐻  varies with length for short channel devices and fixed for long channel 
devices. 
viii. Using the value of 𝛼𝑉𝑇𝐻  determined above and (3.16) the size of the output 
transistor (𝑀𝑃6) is calculated. The length of 𝑀𝑃6 should be large enough to ensure 
that 𝛼𝑉𝑇𝐻  is constant with changes in length. From Figure 1.3b the channel length 
should be at least above 2µm for the process I used. 
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Note: the procedure describe above is not a straight forward process, simulation should 
carried out to determine the best sizes that allows for optimal temperature performance. 
3.6 Simulation Results 
The proposed VR circuit was simulated over the temperature range -20 °C to 100 °C 
using a power supply voltage from 1.1 V-2.2 V. Figure 3.8 shows the simulation results 
for the 𝑉𝑅𝐸𝐹 across the temperature range.  The change in the output voltage, obtained in 
simulation, 3.1 mV for the supply voltages from 1.1 V to 2.2 V over the temperature range. 
This corresponds to TC of 29 ppm. The results of simulation verify that the circuit operates 
according to the analysis given above and a temperature-stable voltage can be obtained. 
Figure 3.9 shows the 1000 Monte-Carlo runs for mismatches and process variation of 
the untrimmed reference for temperature range of -20 °C to 100 °C. Figure 3.10 shows the 
variation of the trimmed and untrimmed reference voltage at room temperature for 1000 
Monte- Carlo samples.   
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Figure 3.8: Simulation of VREF for Various Supply Voltages 
 
 
Figure 3.9: Monte Carlo Simulation for Untrimmed Reference for -20 °C to 100 °C 
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a) 
 
b) 
 
Figure 3.10: Monte Carlo Simulation @27 °C a) Untrimmed b) Trimmed 
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To verify the performance of the start-up circuit, I replaced the power supply by a step 
voltage and performed a transient simulation. The waveforms are shown in Figure 3.11.  
Figure 3.12a shows the variation of the accuracy of the reference with changing size of 
the PMOS diode MP6 for various power levels.  There is a minimal change in the accuracy 
with changing size of the MP6. The power levels and the corresponding area of the MP6 
to achieved an accuracy of 3.15% and a TC of 19 ppm is shown in Figure 3.12b. 
 
 
 
 
 
 
 
Figure 3.11: Startup Simulation 
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a) 
 
  
b) 
 
Figure 3.12: a) Accuracy of Reference Voltage vs. Area at Different Power Levels and 
b) the area of MP6 and Corresponding Power for 3.15% Accuracy and 19 ppm. 
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The PSR performance between 1Hz and 800MHz is shown in Figure 3.12, where the 
PSR with and without the compact MOSFET LPF are compared. The PSR without 
compact MOSFET LPF is more than 15dB at 10MHz due to the feedback and feedforward 
paths, while the PSR with compact MOSFET LPF is more than 50dB for frequencies up 
to 60MHz. This shows that the techniques used in the proposed VR can immensely 
improve PSR over a very wide bandwidth with minimum area overhead. 
 
 
Figure 3.13: Simulated PSR of Output VR 
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4. AN ALL-MOSFET SUB-1 V VOLTAGE REFERENCE WITH A -51 dB PSR 
UP TO 60 MHz DESIGN 
Though the circuit in section 3 achieves a high PSR over wide bandwidth, it has high 
current consumption and requires a supply voltage of 1.2 V to operate which makes it less 
ideal for low power, low voltage applications. The output is also depend on 𝑚 leading to 
low thermal stability. This section introduces a reference which independent of 𝑚. 
This section presents a voltage reference (VR) with PSR better than 50 dB for 
frequencies up to 60 MHz, which uses MOSFETs in strong inversion. In addition to a 
compact MOSFET low-pass filter, a combination of feedback and feed-forward 
techniques is proposed for wide bandwidth PSR. The VR is fabricated in a standard 
0.18µm CMOS process. It achieves a temperature coefficient of 9.33 ppm/°C from -30 °C 
to 110 °C. The line regulation is 0.076 %/V for a step from 0.8 V to 2 V supply voltage 
with 360 nW at room temperature and 0.0143 mm2. 
4.1 Motivation and Overview 
Voltage references (VRs), especially those with low temperature and power supply 
sensitivity, are essential components of many electronic systems. Due to the development 
of power-aware applications, low power consumption has been a design criterion of 
paramount importance for VR applications. With the integration of various functional 
modules such as radio frequency (RF) circuits, power management, and high frequency 
digital and analog circuits into one system on chip (SoC) in recent applications, power 
supply noise can cause significant system performance deterioration. This makes supply 
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noise rejection of the embedded VR crucial in modern SoC applications. 
Due to the nonlinear temperature behavior and voltage limitation of base-emitter 
voltages, bandgap references (BGRs), which are among the most widely used VRs, are 
not suitable for high-precision applications with low power consumption [33], [34]. 
Furthermore, the use of resistors in BGRs make it difficult to reduce power consumption 
without a substantial increase in area [34]. The methods proposed in [34], [35] avoid the 
use of resistors, hence, achieve compact ultra-low power BGRs but with poor temperature 
stability (temperature coefficients (TCs) > 100ppm). Switched-mode BGRs such as in 
[33], [38] have lower power consumption in comparison with conventional BGRs, but are 
not as compact and have inferior TCs.   
Sub-threshold-based MOSFET VRs, compared to BGRs, have an inherent advantage 
in power consumption. However, due to the effects of the temperature dependent gate-to-
surface coupling coefficient, m, poor transistor ratio matching and the inaccuracies of 
models, designing sub-threshold-based MOSFET VRs is usually an inexact process [39], 
[40], resulting in inferior performance [42], [41]. Furthermore, it is difficult to achieve 
compact and low noise VRs due to either lack of accurate models or low sheet resistance 
in digital CMOS processes.  
For modern SoC applications, it is necessary for embedded VRs to have high power 
supply rejection (PSR) over wide frequency bandwidth in order to reject noise from the 
high speed on-chip digital circuits [26]. Conventional techniques, such as using long 
channel lengths, cascode structures and pre-regulations, are usually adopted in VRs to 
improve (PSR). However, such techniques can only improve the low frequency 
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performance at the expense of headroom, area, and power dissipation. 
A resistorless low-power non-bandgap voltage reference is presented in this section. 
All the MOSFETs in the core are standard CMOS transistors biased in strong inversion. 
By using strong inversion, we used some extra power compared with the weak inversion 
designs in [26, 27, and 28]. But, we achieved a more accurate reference since using strong 
inversion leads to better transistor ratio matching compared to using weak inversion [40], 
[43].  
In the proposed VR, a proportional-to-absolute-temperature (PTAT) voltage is 
converted to a current proportional to μT2. This current is used to extract a temperature-
stable reference voltage from the 𝑉𝐺𝑆 of a diode-connected NMOS. In addition to a 
compact all-MOSFET passive low-pass filter (LPF), a feedback technique is also proposed 
for wide bandwidth PSR enhancement. The VR is fabricated in a standard 0.18 µm CMOS 
process. 
4.2 Proposed Reference Voltage Architecture 
This section explains the blocks proposed voltage reference. In this section each of the 
schematic of each of the blocks is explained. 
4.2.1 Conceptual Block Diagram 
The conceptual block diagram of the proposed VR circuit is shown in Figure 4.1. A 
PTAT voltage is generated using a PTAT voltage generator and converted to a current 
proportional to μT2, which serves as a bias current for the whole VR. Finally, a diode-
connected nMOS transistor (active load) is used to generate a temperature-stable reference 
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voltage:  
 𝑉𝑅𝐸𝐹 = 𝑉𝑇𝐻 + 𝛼𝑉𝑇 (4.1) 
where 𝛼 is determined by transistor ratios, 𝑉𝑇𝐻 (threshold voltage) serves as a 
complementary to absolute temperature (CTAT) voltage, and 𝛼𝑉𝑇 is a  PTAT voltage.  
A 5-bit trimming is applied to the output current to cancel the effects of process 
variation. Also, in order to compensate for the unwanted parasitic diode leakage current 
at high temperatures, a temperature compensation branch is introduced to increase the 
output bias current at high temperatures. The PTAT voltage generator, the V-to-I 
converter, and the feedback form a self-biased current source. The feedback in a self-
biased current source is used to provide feedforward and feedback paths for power supply 
noise. The feedback and feedforward paths enhances the PSR performance of the VR up 
to medium range frequency. The passive LPF is a compact all-MOSFET low-pass filter 
used to attenuate the supply noise at high frequencies.  
4.2.2 PTAT Voltage Generator 
The minimum supply voltage in most voltage references is dependent on the reference 
output voltage. Hence a simple way to decrease the minimum supply voltage of a voltage 
reference circuit is to reduce the reference’s output voltage. In bandgap references, this 
can be done by either making sure that only part of the material bandgap affects the circuit 
or lowering the material bandgap. The latter is not feasible in standard CMOS technologies 
but the former solution is feasible and can be implemented in several ways.  
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The most power efficient and compact technique for low-power, low-voltage bandgap 
reference design is to virtually lower the material bandgap using an electrostatic field. By 
this, the circuit ‘senses’ a bandgap which is the material bandgap lowered by the 
electrostatic field. To implement this method one has to replace the conventional BJT with 
a dynamic threshold MOS transistor (DTMOS). 
 
 
Figure 4.1: The Basic Concept of the Proposed VR 
A cross-section of DTMOS is shown in Figure 4.2a. As can be seen, this device is a 
standard pMOS transistor with an interconnected body and gate [43], and its operation is 
similar to a BJT or a weak-inversion MOS operation; hence, it can be viewed as a lateral 
BJT with an extra gate over the base or as a MOS whose threshold voltage is dynamically 
controlled by the 𝑉𝐺𝑆 voltage. 
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Unlike diodes, which require at least 0.7 V turn-on voltage, DTMOS requires voltage 
even lower than the typical MOSFET threshold voltage. MOSFET threshold voltage 
scales with the process; however, the turn-on voltage of diodes is almost always fixed. 
This makes the DTMOS ideal for low-voltage applications.  The DTMOS is compatible 
with digital CMOS technologies and can replace diodes or sub-threshold-based MOSFETs 
in conventional VRs. 
As shown in Figure 4.2b, the difference between source-to-body voltages of two 
DTMOS with different aspect ratios is adopted to realize a PTAT voltage. The PTAT 
voltage, as seen in (4.4.4) is independent of high-order nonlinear temperature parameter, 
m, unlike in conventional sub-threshold-based MOSFET VRs. The temperature 
characteristics of two DTMOS transistors’ source-to-body or source-to-gate voltages [44] 
with different aspect ratios and the resultant PTAT voltage (𝑉𝑃𝑇𝐴𝑇) are shown in Figure 
4.2c.  
 
𝑉𝐷𝑇𝑀𝑂𝑆𝑖 =
|𝑉𝑇𝐻|
𝑚
+ 𝑉𝑇 𝑙𝑛 (
𝐼𝐵𝐼𝐴𝑆
𝐼𝐷0
.
1
𝑆𝐷𝑇𝑀𝑂𝑆𝑖
) ;    𝑖 = 1, 2 (4.2) 
 
𝑉𝑃𝑇𝐴𝑇 = 𝑉𝐷𝑇𝑀𝑂𝑆1 − 𝑉𝐷𝑇𝑀𝑂𝑆2 = 𝑉𝑇 𝑙𝑛 (
𝑆𝐷𝑇𝑀𝑂𝑆2
𝑆𝐷𝑇𝑀𝑂𝑆1
) (4.3) 
 𝑉𝑃𝑇𝐴𝑇 = 𝑉𝑇 𝑙𝑛𝑁                                                            (4.4) 
where 𝑆𝑖 = (
𝑊
𝐿
)
𝑖
, 𝑁 =
𝑆𝐷𝑇𝑀𝑂𝑆2
𝑆𝐷𝑇𝑀𝑂𝑆1
, 𝑉𝑇 =
𝑘𝑇
𝑞
  is the thermal voltage, 𝐼𝐷0 is process dependent 
characteristic current  and 𝑉𝐷𝑇𝑀𝑂𝑆𝑖 is the source- to- gate voltage of transistor 𝐷𝑇𝑀𝑂𝑆𝑖. 
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a) 
  
  
 
b) 
 
   
c) 
  
Figure 4.2: Cross Section of a DTMOS Transistor and Schematic Connection b) PTAT 
Generation from DTMOS c) Simulated Temperature Characteristics of DTMOS and 
Corresponding PTAT Voltage 
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4.2.3 Self-Biased Current Source  
The self-biased current source serves as the core of the proposed VR and consists of 
an asymmetric source-input voltage–to-current converter (formed by transistors 
𝑀𝑁1,𝑀𝑁2,𝑀𝑃1 and 𝑀𝑃2), the PTAT voltage generator from the 𝐷𝑇𝑀𝑂𝑆1 and 
𝐷𝑇𝑀𝑂𝑆2, and a feedback branch (consisting of 𝐷𝑇𝑀𝑂𝑆0, 𝑀𝑁0 and 𝑀𝑃0). In Figure 4.3, 
the asymmetric source-input voltage-to-current converter (transconductance) is used to 
convert the PTAT voltage from the DTMOS into a bias current for the VR. In addition to 
minimizing the voltage difference between nodes A and B, the feedback is also used to 
realize a partial feedforward transfer function for power supply noise. 
Assuming the channel length is sufficiently long, the representation for the drain, 𝐼𝐷, 
for a MOSFET in strong inversion [45] is given by  
 
𝐼𝐷 =
𝜇𝐶𝑜𝑥
2
𝑊
𝐿
 [𝑉𝐺𝑆 − 𝑉𝑇𝐻]
2 (4.5) 
From (3.2) and for MN1 and MN2 in strong inversion; we can derive 𝐼𝐵𝐼𝐴𝑆 
 
𝑉𝐺𝑆𝑖 = 𝑉𝑇𝐻𝑖 + √
2𝐼𝐵𝐼𝐴𝑆
𝑘𝑛𝑆𝑖
 , 𝑤ℎ𝑒𝑟𝑒 𝑘𝑛 = 𝜇𝐶𝑂𝑋 , 𝑖 = 𝑀𝑁1,𝑀𝑁2 (4.6) 
 
𝑉𝐺𝑆𝑀𝑁1 − 𝑉𝐺𝑆𝑀𝑁2 = √
2𝐼𝐵𝐼𝐴𝑆
𝑘𝑛
 [
1
√𝑠𝑀𝑁2
−
1
√𝑠𝑀𝑁1
] (4.7) 
Equating (4.4) and (4.7) yields, 
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√
2𝐼𝐵𝐼𝐴𝑆
𝑘𝑛
 [
1
√𝑠𝑀𝑁2
−
1
√𝑠𝑀𝑁1
] = 𝑉𝑇 𝑙𝑛𝑁 (4.8) 
 
𝐼𝐵𝐼𝐴𝑆 =
𝑘𝑛
2
(𝑉𝑇 𝑙𝑛 𝑁)
2𝑆𝑀𝑁1 [√
𝑆𝑀𝑁1
𝑆𝑀𝑁2
− 1]
2
 (4.9) 
The current is determined only by the aspect ratios (𝑆𝐷𝑇𝑉𝑀1, 𝑆𝐷𝑇𝑉𝑀2,
𝑆𝑀𝑁1 and 𝑆𝑀𝑁2). Unlike the current in [41], the current here is not dependent on the 
temperature dependent gate-to-surface coupling coefficient, 𝑚. This makes the current 
significantly less dependent on process variations. 
The mobility depends on temperature [10] as: 
 
𝜇(𝑇) = 𝜇0 (
𝑇
𝑇0
)
𝛼𝜇
     (4.10) 
Where 𝜇0 is the mobility at temperature 𝑇0, and 𝛼𝜇 is the mobility temperature exponent. 
Given (4.10), the 𝐼𝐵𝐼𝐴𝑆  in (4.9) can be becomes: 
 
𝐼𝐵𝐼𝐴𝑆 =
𝐶𝑜𝑥𝜇0
2
(
1
𝑇0
)
𝛼𝜇
(
𝑘
𝑞
𝑙𝑛(𝑁))
2
𝑆𝑀𝑁1 [√
𝑆𝑀𝑁1
𝑆𝑀𝑁2
− 1]
2
𝑇2+𝛼𝜇   (4.11) 
Differentiating (4.11), the temperature coefficient (TC) of  𝐼𝐵𝐼𝐴𝑆 is given by: 
 𝑇𝐶𝐼𝐵𝐼𝐴𝑆 =
(
𝜕𝐼𝐵𝐼𝐴𝑆
𝜕𝑇 )
𝐼𝐵𝐼𝐴𝑆
 =
2 + 𝛼𝜇
𝑇
  (4.12) 
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Note that the 𝛼𝜇 is above -2 in standard 0.18μ𝑚 which makes 𝐼𝐵𝐼𝐴𝑆 decrease with 
temperature. This unique property is due to process used for the design of the proposed 
VR. 
The proposed self-biased current source allows us to generate a current that is 
independent of m without using transistors in weak inversion, resistors, or bipolar junction 
transistors (BJTs). The DTMOS technique allows for the minimum voltage requirement 
of the self-biased current source to scale with technology, unlike the solutions in [31], 
[34], [42] which use BJTs. Also, since the 𝐼𝐵𝐼𝐴𝑆 is independent of 𝑚 and does not depend 
on devices in weak inversion, as opposed to [41], it is easier to design the circuit in 
standard CMOS process and still achieve a high precision VR. 
 
Figure 4.3: Proposed VR circuit 
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4.2.4 Startup Circuit 
The self-biased current source is stable for currents corresponding to the current given 
by (4.9), and zero, a startup circuit (formed by 𝑀𝑆1 −MS3  as shown in Figure 4.3) is 
used to ensure that the former state is achieved. At startup, the transistor 𝑀𝑆1 is off since 
𝑉𝑅𝐸𝐹 is zero. This makes the voltage across MOSFET capacitor, 𝑀𝑆1, zero; hence, the 
node H is pulled up to 𝑉𝐷𝐷. As a result  𝑀𝑆3 is turned on, pulling down node G and thereby 
allowing 𝐼𝐵𝐼𝐴𝑆 to flow. When 𝐼𝐵𝐼𝐴𝑆 reaches the value given by (4.9), 𝑉𝑅𝐸𝐹 becomes the 
desired value and 𝑀𝑆2 is turned on.  This pulls the node H to ground as the voltage across 
MOSFET capacitor, 𝑀𝑆1 is charged to 𝑉𝐷𝐷 ; MS3 is turned off, which allows  the VR to 
function as desired. The MOSFET capacitor, 𝑀𝑆1, gets discharged when the circuit is 
powered down. 
4.2.5 Reference Generator and Leakage Compensation 
Consider the active load of the proposed VR, shown in Figure 4.3. Assuming that all 
transistors of the active load (MN3 and MP3) work in the strong inversion, the output 
reference voltage will be given by: 
 𝑉𝑅𝐸𝐹 = 𝑉𝐺𝑆𝑀𝑁3 = 𝑉𝑇𝐻𝑀𝑁3 + √
2𝑀𝐼𝐵𝐼𝐴𝑆
𝑘𝑛𝑆𝑀𝑁3
  (4.13) 
From (4.13), it is apparent that the temperature dependence of the VREF consist of two 
components. The first component is due to the temperature dependence of VTH, and the 
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second is due the temperature dependence of IBIAS as well as the mobility (µ). As is evident 
from (4.13), IBIAS, which is proportional to Kn ( 𝜇𝐶𝑜𝑥), completely suppresses the effect of 
the temperature dependence of mobility (µ) on VREF.  
As a first order approximation, the VTH decreases linearly with temperature [5] as given 
by: 
 𝑉𝑇𝐻(𝑇) = 𝑉𝑇𝐻0 − 𝛼𝑉𝑇𝐻(𝑇 − 𝑇0) (4.14) 
where VTH0 is the threshold voltage at temperature T0, and 𝛼𝑉𝑇𝐻 =
𝜕𝑉𝑇𝐻
𝜕𝑇
|
𝑇=𝑇0
. Using (4.9) 
and (4.13), we can write the expression for the output voltage VREF as:  
 𝑉𝑅𝐸𝐹 = 𝑉𝑇𝐻𝑀𝑁3 + 𝛼𝑉𝑇  (4.15) 
 
 𝛼 = 𝑙𝑛𝑁√𝑀
𝑆𝑀𝑁1
𝑆𝑀𝑁3
[√
𝑆𝑀𝑁1
𝑆𝑀𝑁2
− 1]
−1
  (4.16) 
Leakage current effects at room temperature is insignificant. Nevertheless, intrinsic 
carrier concentration (ni) is exponentially dependent on temperature, and thus, leads to 
increase in leakage current at high temperature [12]. The leakage current is essentially the 
reverse saturation current of a diode, which gives it an exponential temperature 
dependency. A diode placed between the drain and body terminals of a MOSFET is used 
to model the existence of the leakage current for large signals as shown Figure 4.3. This 
is similar to a temperature dependent current source between the drain and the source 
terminals of the MOSFET.  
The substrate diode leakage current of the diode-connected nMOS transistor, 𝑀𝑁3, 
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becomes substantial at high temperatures (above 80 °C). This leads to a sharp decrease in 
the VREF. The leakage compensation circuit, formed by 𝑀𝑁4 –  𝑀𝑁5 and 𝑀𝑃4 −𝑀𝑃6, is 
used to compensate for the effect of the leakage on the output current. A thermal switch, 
formed by transistors 𝑀𝑁4,𝑀𝑁5 𝑎𝑛𝑑 𝑀𝑃6 is used allow ICOMP (copied multiple of IBIAS) 
to flow into the drain 𝑀𝑁3 to compensate the leakage current. The 𝑀𝑁5, with its gate 
connected across VDTMOS1, is off at low temperatures (below 50 °C) since its threshold 
voltage at these temperatures is higher than VDTMOS1. As a result, 𝑀𝑃6 is also off, hence, 
cutting off ICOMP. 𝑀𝑁5 gradually begins to turn on as temperature increases because VTH 
decreases faster with a temperature rise compared to the VDTMOS1. 𝑀𝑃6 is progressively 
turned on as the temperature increases since its gate voltage is slowly lowered. This allows 
ICOMP to steadily increase to compensate for the leakage current as temperature increases. 
Figure 4.4a and Figure 4.4b illustrate the active load and leakage compensation circuit 
configuration for low and high temperature operations, respectively. 
4.2.6 PSR Improvement 
The self-biased current source is designed to ensure high PSR performance from low 
to medium frequencies. The feedback, which used to minimize the voltage difference 
between node A and B in the self-biased current source, creates a feed-forward transfer 
function (Path0 in Figure 4.5a) for power supply noise (PSN). Power supply noise can be 
distributed to the output through four (4) main paths as shown in Figure 4.5a:  
i) Path0, 𝑣𝑑𝑑,𝑛𝑜𝑖𝑠𝑒 from the source of MP0 to node G;   ii) Path1, 𝑣𝑑𝑑,𝑛𝑜𝑖𝑠𝑒 from 
the source of MP1 through node B to node G;  iii) Path2, 𝑣𝑑𝑑,𝑛𝑜𝑖𝑠𝑒 from the 
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source of MP2 through node A and  B to node G;  iv) The direct path, 𝑣𝑑𝑑,𝑛𝑜𝑖𝑠𝑒 
from the source of MP3 to node R 
a) 
 
b) 
 
Figure 4.4: Leakage Compensation Configuration a) Low Temperature and b) High 
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Paths 0, 1, and 2 are the main paths for 𝑣𝑑𝑑,𝑛𝑜𝑖𝑠𝑒 to be distributed to node G (gate of MP3) 
and forms a cancellation path. The supply noise through the path0 forms the feed-forward 
path. 
The main idea behind the PSR improvement is to use the cancellation path to replicate 
the supply noise through the direct path and hence cancel the supply noise at the output.  
The supply noise at the node R (𝑣𝑅) is given by: 
 𝑣𝑅 = (𝑃𝑆𝑅𝐷𝑖𝑟𝑒𝑐𝑡 − 𝑃𝑆𝑅𝐶𝑎𝑛)𝑣𝑑𝑑,𝑛𝑜𝑖𝑠𝑒  (4.17) 
where 𝑃𝑆𝑅𝐷𝑖𝑟𝑒𝑐𝑡and 𝑃𝑆𝑅𝐶𝑎𝑛 is the PSR through the direct path and cancellation path to 
node R, respectively.  
From Figure 4.5,  
 𝑃𝑆𝑅𝐷𝑖𝑟𝑒𝑐𝑡 = (
𝑔𝑚𝑀𝑃3
𝑔𝑚𝑀𝑁3
+
1
𝑔𝑚𝑀𝑁3𝑟𝑑𝑠𝑀𝑃3
) ≈ (1 +
1
𝑔𝑚𝑀𝑁3𝑟𝑑𝑠𝑀𝑃3
)  (4.18) 
 𝑃𝑆𝑅𝐶𝑎𝑛 = 𝑝𝑎𝑡ℎ0 + (𝑝𝑎𝑡ℎ1 + 𝑝𝑎𝑡ℎ2)𝐴𝑓𝑒𝑒𝑑𝑏𝑎𝑐𝑘 (4.19) 
where 𝑝𝑎𝑡ℎ0 =
𝑔𝑚𝑀𝑃0𝑟𝑑𝑠𝑀𝑁0
1+𝑔𝑚𝑀𝑃0𝑟𝑑𝑠𝑀𝑁0
≈ 1, 𝑝𝑎𝑡ℎ1 ≈ −𝑟𝑑𝑠𝑀𝑁1𝑔𝑚𝑀𝑃1  and 𝑝𝑎𝑡ℎ2 =
𝑟𝑑𝑠𝑀𝑁1
𝑟𝑑𝑠𝑀𝑃2
(𝑟𝑑𝑠𝑀𝑃2𝑔𝑚𝑀𝑃2 + 1) ≈ 𝑟𝑑𝑠𝑀𝑃2𝑔𝑚𝑀𝑃2 + 1 
 
From Figure 4.5, for low to medium frequencies, the closed gain of the feedback loop 
(𝐴𝑓𝑒𝑒𝑑𝑏𝑎𝑐𝑘), would be, 
 
𝐴𝑓𝑒𝑒𝑑𝑏𝑎𝑐𝑘 = {
(
1
𝑔𝑚𝑃0𝑟𝑑𝑠𝑃1
)   𝑓 < 𝑓𝐺𝐵𝑊(𝑓𝑒𝑒𝑑𝑏𝑎𝑐𝑘)                   
0                  𝑓𝐺𝐵𝑊(𝑓𝑒𝑒𝑑𝑏𝑎𝑐𝑘) ≤ 𝑓 < 𝑓𝑚𝑒𝑑𝑖𝑢𝑚
 (4.20) 
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Hence,  
 
𝑃𝑆𝑅𝐶𝑎𝑛 = {
(1 +
1
𝑔𝑚𝑃𝑀𝑂𝑆𝑟𝑑𝑠𝑃𝑀𝑂𝑆
)   𝑓 < 𝑓𝐺𝐵𝑊(𝑓𝑒𝑒𝑑𝑏𝑎𝑐𝑘)                   
1                                        𝑓𝐺𝐵𝑊(𝑓𝑒𝑒𝑑𝑏𝑎𝑐𝑘) ≤ 𝑓 < 𝑓𝑚𝑒𝑑𝑖𝑢𝑚
 (4.21) 
where we assume 𝑔𝑚𝑃𝑀𝑂𝑆𝑟𝑑𝑠𝑀𝑃𝑂𝑆 = 𝑔𝑚𝑀𝑃𝑖𝑟𝑑𝑠𝑀𝑃𝑖 since all the PMOS transistors form a 
current mirror.  
Using (4.17), (4.18) and (4.21), the PSR at node R becomes, 
 
𝑃𝑆𝑅𝑅 =
𝑣𝑅
𝑣𝑑𝑑
≈ {
0                                 𝑓 < 𝑓𝐺𝐵𝑊(𝑓𝑒𝑒𝑑𝑏𝑎𝑐𝑘)                   
1
𝑔𝑚𝑃𝑀𝑂𝑆𝑟𝑑𝑠𝑃𝑀𝑂𝑆
       𝑓𝐺𝐵𝑊(𝑓𝑒𝑒𝑑𝑏𝑎𝑐𝑘) ≤ 𝑓 < 𝑓𝑚𝑒𝑑𝑖𝑢𝑚
 (4.22) 
Note the 𝑃𝑆𝑅𝑅 includes both the supply noise from the gate and source of 𝑀𝑃3.  
As apparent from (4.22), for frequencies within the feedback loop bandwidth, the noise 
at node G ( 𝑣𝐺  ) is[1 +
1
𝑔𝑚𝑟𝑑𝑠
] 𝑣𝑑𝑑,𝑛𝑜𝑖𝑠𝑒. This is because of the feedback and feedforward 
effects. Consequently, the power supply noise at the gate (node G) and at the source of 
𝑀𝑃3 cancel out at the output of the VR for frequencies within the loop bandwidth, as 
evident from (4.22). Beyond the loop bandwidth frequency, noise at node G 
becomes 𝑣𝑑𝑑,𝑛𝑜𝑖𝑠𝑒; hence, the noise through the output resistor of 𝑀𝑃3 remains at the 
output as shown in (4.22). The feedback helps maintain a high PSR at the output up to a 
medium frequency range. Thus we need an improvement of the PSR at higher frequencies, 
which is achieved by using the compact MOSFET passive LPF discussed next. 
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a) 
 
  
b) 
 
Figure 4.5: Power Supply noise Paths at (a) and Small Signal Diagram for PSR at (b) 
 
4.2.7 Compact MOSFET Low Pass Filter (LPF) 
 At high frequency domain, parasitic capacitors play an increasingly important role in 
PSR performance. A compact MOSFET LPF with an equivalent 3 dB bandwidth of 200 
Hz is used in the output to attenuate the noise without any extra power consumption. The 
LPF, formed by transistors MN6 (in strong inversion) and MP7 (in cut-off), can be 
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modeled as an RC filter shown in Figure 4.6a. From the model, the transfer function of 
the filter is given by: 
 
𝐻(𝑠) =
𝑉𝑂𝑈𝑇(𝑠)
𝑉𝐼𝑁(𝑠)
=
1
1 +
𝑠𝐶2𝑅
1 + 𝑠𝐶1𝑅
 (4.23) 
where 𝑅 ≈ 𝑅𝑑𝑠𝑀𝑃7, 𝐶1 ≈ 𝐶𝑔𝑑𝑀𝑃7 + 𝐶𝑏𝑑𝑀𝑃7 𝑎𝑛𝑑 𝐶2 ≈ 𝐶𝑔𝑠𝑀𝑁6 + 𝐶𝑔𝑑𝑀𝑁6.  
Note 𝐶𝑔𝑠𝑀𝑁6 =
2
3
𝐶𝑜𝑥(𝑊𝐿)𝑀𝑁6 + 𝐶𝑜𝑥(𝑊𝐿𝐷)𝑀𝑁6, 𝐶𝑔𝑑𝑀𝑁6 = 𝐶𝑜𝑥(𝑊𝐿𝐷)𝑀𝑁6,  
𝐶𝑔𝑑𝑀𝑃7 = 𝐶𝑜𝑥(𝑊𝐿𝐷)𝑀𝑃7, and 𝐶𝑏𝑑𝑀𝑃7 = 𝐶𝑜𝑥(𝑊𝐿)𝑀𝑃7. The 𝐿𝐷 is the process dependent 
lateral diffusion of junction under gate and 𝐶𝑜𝑥 is the gate capacitance per unit area. The 
resistance, 𝑅 (1/𝑔𝑑𝑠𝑀𝑃7), can be estimated by differentiating (3.2) while noting that 
𝑉𝑆𝐺𝑀𝑃7 = 0; 
 
𝑔𝑑𝑠𝑀𝑃7 = 𝜕𝐼𝐷 𝜕𝑉𝐷𝑆⁄ == (𝑚 − 1)𝜇𝐶𝑜𝑥𝑉𝑇𝑆𝑀𝑃7 (𝑒
−
𝑉𝐷𝑆
𝑉𝑇 ) 𝑒
−
|𝑉𝑇𝐻0,𝑝|
𝑚𝑉𝑇  (4.24) 
The simulated frequency characteristics of the compact MOSFET LPF and its 
equivalent RC model are shown in Figure 4.6b. Unlike a conventional RC filter of same 
3 dB bandwidth, the compact MOSFET LPF occupies a small chip area (9 μm × 20 μm).  
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a) 
MOSFET LPF Equivalent RC Model 
b) 
Figure 4.6: The compact MOSFET LPF and Equivalent RC Model along with b) the 
MOSFET LPF and Equivalent RC Model Response 
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4.3 Design Considerations 
The main design consideration for the proposed VR are channel length modulation, 
process variation and the dynamic range. These considerations are discussed in detail in 
this section. 
4.3.1 Channel Length Modulation 
For proper device-matching minimum width and lengths should be not selected for the 
devices sizes determining gains. Moreover, in order to substantially minimized the 
channel length modulation, long channel lengths are used for all transistors in the current 
mirrors, the feedback transistor 𝑀𝑁0 and the active load nMOS 𝑀𝑁3. The supply noise 
feeds through to the various nodes of the sub-circuits including the output node via the 
parasitic capacitances of the transistors. Thus, there is a need to keep the transistors small 
to minimize these parasitics at critical nodes.   
The supply voltage of DTMOS transistors is limited by the diode turn-on voltage in 
conventional bulk silicon technology [37]. The p-n diode between the body and source 
should be reverse biased; hence, the  𝑉𝐷𝑇𝑀𝑂𝑆 must not exceed 0.6 V. This is not a concern 
in our design since the current converter and feedback ensure that VDTMOS never exceeds 
threshold voltage. 
4.3.2 Process Variation 
Neglecting the mismatch of the W/L ratios in (4.15), the sensitivity of the reference 
voltage is mainly due to the accuracy of the threshold voltage of the diode-connected 
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nMOS transistor 𝑀𝑁3.  To achieve a low sensitivity to the process, we have to minimize 
the variation of the threshold voltage of the 𝑀𝑁3. 
Essentially, the Gaussian distribution of threshold depends on process variation and 
mismatch. The mismatch variation magnitude, dominated by random dopant fluctuations, 
is generally observed to be inversely proportional to √WL [34]. Consequently, such 
variations can be reduced by setting the channel length and width of 𝑀𝑁3 large, such that 
the mismatch is negligible compared to the effect of process variations. 
The process variations correspondingly affect adjacent transistors [11], and are due to 
intra-wafer, inter-wafer, or inter-batch non-uniformity of the process [11].  From 
simulations, we observed that the variation of the reference voltage due to process 
variations is above 7% across temperatures. I used a 5-bit trimming circuit to reduce this 
variation to less than 1% as shown in Figure 10. The trimming process involves a single-
step trim. I adjusted the output bias current to achieve the designated reference value while 
also minimizing the temperature dependence.  From the experimental results, I measured 
a variation of 0.9% and 0.357% for the untrimmed references and trimmed references, 
respectively.    
4.3.3 Dynamic Range  
The self-bias current source dictates the minimum supply voltage for the VR. For 
better transistor ratio results, we had to ensure that transistors 𝑀𝑁1 and 𝑀𝑁2 could 
operate in strong inversion. Hence, the condition below had to be satisfied: 
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 𝑉𝐷𝐷 > 𝑉𝐷𝑇𝑀𝑂𝑆2 + 𝑉𝐺𝑆𝑀𝑁2 + 𝑉𝑑𝑠𝑎𝑡𝑀𝑃2  (4.25) 
To ensure that all the transistors of pMOS current mirrors (MP0-MP3) were in strong 
inversion, a minimum supply of 0.8 V was required in the IBM 0.18 µm CMOS process. 
The maximum supply imposed by the maximum drain-source Voltage (𝑉𝐷𝑆𝑚𝑎𝑥) allowed 
for MOS transistors, as expressed below: 
 𝑉𝐷𝐷 < 𝑉𝑅𝐸𝐹 + 𝑉𝐷𝑆𝑀𝑃3(𝑚𝑎𝑥) (4.26) 
 In IBM 0.18 µm CMOS process, 𝑉𝐷𝑆𝑚𝑎𝑥 is 1.8 V; hence, the maximum supply is 2.2 V. 
4.4 Temperature Compensation 
By differentiating (4.15) with respect to temperature yields: 
 
𝜕𝑉𝑅𝐸𝐹
𝜕𝑇
=  −𝛼𝑉𝑇𝐻 +
𝑘
𝑞
𝑙𝑛𝑁√𝑀
𝑆𝑀𝑁1
𝑆𝑀𝑁3
[√
𝑆𝑀𝑁1
𝑆𝑀𝑁2
− 1]
−1
 (4.27) 
where 𝑘 is the Boltzmann constant and 𝑞 is the electron charge. The first-order temperature 
coefficient of the threshold voltage (𝛼𝑉𝑇𝐻) of a long channel nMOS transistor in the IBM 
0.18 µm CMOS process is approximately 0.940 mV/℃. From (4.20), the temperature 
coefficient is independent of the carrier mobility and of the gate-to-surface coupling 
coefficient, m. The perfect suppression of the temperature dependence of the mobility and 
of the gate-to-surface coupling coefficient, m, was achieved, which led to a smaller 
temperature coefficient over a wide temperature range (−30 ℃ to 110℃) compared to 
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other VRs [33], [34], [42], [28– 29]. 
The zero temperature coefficient (ZTC) is achieved by setting (4.27) to zero:  
 
√𝑀
𝑆𝑀𝑁1
𝑆𝑀𝑁3
=
𝛼𝑉𝑇𝐻 [√
𝑆𝑀𝑁1
𝑆𝑀𝑁2
− 1]
𝑘
𝑞 𝑙𝑛 𝑁
 (4.28) 
It is clear that this is true within some approximations and the simplified transistor 
characteristics. This first-order condition for a ZTC has been calculated by neglecting non-
ideal effects. Henceforth, if (4.28) is satisfied, (4.15) can be written as 𝑉𝑅𝐸𝐹 = 𝑉𝑇𝐻0 +
𝛼𝑉𝑇𝐻𝑇0.  
4.5 Simulation Results 
The proposed VR circuit was simulated over the temperature range -10 °C to 110 °C 
using a power supply voltages from 0.8 V-2.2 V. Figure 4.7 shows the simulation results 
for the 𝑉𝑅𝐸𝐹 across the temperature range.  The change in the output voltage, obtained in 
simulation, is 0.6 mV to 1.3 mV for the supply voltages from 0.8 V-2.2 V over the 
temperature range. This corresponds to TC from 12 ppm to 23 ppm. The results of the 
simulation verify that the circuit operates according to the analysis given above and a 
temperature-stable voltage can be obtained. Figure 4.8 shows the 140 Monte-Carlo runs 
for mismatches and process variation. The results shows a δ of 7.617% and 0.539% for 
the untrimmed and trimmed reference respectively. 
To verify the performance of the start-up circuit, I replaced the power supply by a step 
voltage and performed a transient simulation. The waveforms are shown in Figure 4.9. 
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Figure 4.10 illustrates how measured reference voltage varies with supply voltage. The 
line regulation (LR) is about 0.087%/V for voltages above 0.8 V at room temperature. 
The PSR performance between 1Hz and 800MHz shown in Figure 4.11, where the 
PSR with and without the compact MOSFET LPF are compared. The PSR without 
compact MOSFET LPF is more than 40dB at 10MHz due to the feedback and feed-
forward paths, while the PSR with compact MOSFET LPF is more than 50dB for 
frequencies up to 60MHz. This shows that the techniques used in the proposed VR can 
immensely improve PSR over a very wide bandwidth with minimum area overhead. 
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a) 
 
b) 
 
Figure 4.8: Monte Carlo Simulation for VREF a) Untrimmed VREF @ 27 °C and 
b) Trimmed VREF @ 27 °C 
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Figure 4.9: Simulation Results for Start-Up of the VR 
 
Figure 4.10: Reference Voltage v.s. Power Supply Voltage 
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Figure 4.11: Simulated PSR of Output VR 
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5. EXPERIMENTAL RESULTS 
This section presents the experimental results for the voltage references discussed in 
sections 3 and 4. We will discuss the laboratory setup for the testing. The test results for 
the two circuit is also presented in this section. 
5.1 Setup for Testing the VRs 
The proposed VRs have been fabricated with IBM 0.18-μm CMOS technology. The 
DC supply voltage for the VRs is provided from programmable output LDO 
(TPS7A8300RGWR). The schematic of the of the power supply for the VR testing is 
shown in the Figure 5.1. The LDO output can be varied from 0.8 V to 3.95 V in steps of 
50 mV. The 6-pole DIP switch is used to vary the output of the LDO depending on the 
switch position. 
 
 
Figure 5.1: DC Power Supply for VR 
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The setup for temperature performance measurement is shown in Figure 5.2b. An 
ultra-low input bias current (TI-OPA 129) amplifier is used as an external buffer to isolate 
loading of the DC multi-meter from the voltage reference. The power-supply rejection 
measurement setup is shown in Figure 5.2a. The supply ripple injected is around 200 mV 
peak across the entire frequency range.   
An external high bandwidth (TI-OPA 354) amplifier is connected at the output of the 
VR for the PSR measurement. The amplifier is constructed to have a gain of around 40 
dB over the measured frequency to avoid hitting the measurement equipment sensitivity 
floor. As in the Figure 5.3, to avoid the temperature performance of TI-OPA 129 and the 
TPS7A8300RGWR from affecting the DC test results, the VR chip is mounted on separate 
PCB and placed in the temperature chamber alone. A picture of the laboratory setup for 
testing is shown in Figure 5.2.  
 
 110 
 
 
 
Figure 5.2: The Laboratory Setup for Testing 
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Figure 5.3: PSR and Temperature Stability Measurement Setup 
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5.2 Experimental Results An All-Mosfet Voltage Reference With -50 dB PSR @ 
80 Mhz For Low Power Soc Design 
The chip micrograph is shown in Figure 5.4, and the active area is 0.018 mm2. This 
compact area is achieved because I did not use any resistors, or BJTs. 
The TCs the trimmed reference is 19ppm to 29 ppm for supply from 1.1 V to 2.2 V shown 
in Figure 5.5. Figure 5.6 shows a similar plot in which the performance of five trimmed 
samples for temperatures ranging from -35℃ to 80℃ is shown. The 3 sigma variation of 
the trimmed reference is 1.0462% 
Figure 5.7 illustrates how measured reference voltage varies with supply voltage. The 
line regulation (LR) is about 0.093%/V for voltages above 1.2 V at room temperature.  
The PSR performance between 10Hz and 80MHz is shown in Figure 5.8, where the PSR 
with and without the compact MOSFET LPF are compared. The PSR without compact 
MOSFET LPF is more than 28dB for frequencies up to 30MHz due to the feedback and 
feed-forward paths, while the PSR with compact MOSFET LPF is more than 50dB up to 
70MHz. This shows that the techniques used in the proposed VR can immensely improve 
PSR over a very wide bandwidth with minimum area overhead. 
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Figure 5.4: Chip Micrograph of the Proposed VR1 
 
 
 
 
 
10
0µ
m
180µm
1
00
µ
m
180µm
9µ
m
Self-Biased 
Current 
Source
Current Mirror for 
Trimming &
V-to-I Converter 
1.3mm
1.
3m
m
Loop 
Compensation 
Cap
LPF
 114 
 
 
Figure 5.5: Measured Temperature Dependence of the Proposed VR1 
 
 
Figure 5.6: Measured Temperature Dependence of Five Trimmed Samples 
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Figure 5.7:  Supply dependence of VREF 
 
 
 
Figure 5.8: Measured PSR of VR1 
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5.3 Experimental for the All-MOSFET Sub-1 V Voltage Reference with a -51 dB 
PSR up to 60 MHz 
The proposed VR has been fabricated with IBM 0.18-μm CMOS technology. The chip 
micrograph is shown in Figure 5.8, and the active area is 0.0143 mm2. This compact area 
is achieved because I did not use any resistors, BJTs, or devices in the subthreshold. The 
compactness gained was at the expense of a relative higher quiescent power dissipation. 
The TCs of the untrimmed voltage references ranged from 16-113 ppm with an 
average of 48.8 ppm, while those of the trimmed ones ranged from 9-29 ppm with an 
average of 18.3 ppm for supply from 0.8 V to 2. The temperature performance of a single 
untrimmed and trimmed sample for 0.8 V, 1.5 V and 2 V is shown in Figure 5.9a and 
Figure 5.9b, respectively. Figure 5.9c and Figure 5.9c shows plots in which the 
performance of six untrimmed and trimmed samples measured at 0.8 V for temperatures 
ranging from −30 ℃ to 110 ℃ is shown. The variation of untrimmed references and that 
of trimmed references was 0.9% and 0.357%, respectively. 
Figure 5.10a illustrates how measured reference voltage varies with supply voltage. 
The line regulation (LR) is about 0.076%/V for voltages above 0.8 V at room temperature. 
Figure 5.10b shows the measured current consumption of the proposed VR, which 
decreases with rising temperature, with 450nA at room temperature. 
The PSR performance between 10Hz and 70MHz is shown in Figure 5.11, where the 
PSR with and without the compact MOSFET LPF are compared. The PSR without 
compact MOSFET LPF is more than 40dB for frequencies up to 30MHz due to the 
feedback and feed-forward paths, while the PSR with compact MOSFET LPF is more than 
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50dB up to 60MHz. This shows that the techniques used in the proposed VR can 
immensely improve PSR over a very wide bandwidth with minimum area overhead. 
 
 
Figure 5.9: Chip Micrograph of the Proposed VR2 
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a) Untrimmed reference for different supply voltages b) Trimmed reference for different supply voltages 
  
  
c) Untrimmed reference for six samples d) Trimmed reference for six samples 
Figure 5.10: Measured Temperature Dependence of the Output Voltage (VREF) of the Proposed VR
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a) 
 
b) 
 
Figure 5.11: a) Supply Dependence of VREF b) Quiescent Current of the VR2 
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Figure 5.12: Measured PSR of Output Reference Voltage 
 
Table 5.1 summarizes the performances of the two references proposed in this work 
and compares it with previously reported state-of-the-art voltage references. Although 
STBM VRs and switched mode VRs have advantages in power consumption, they usually 
occupy larger area due to the large transistor sizes and capacitances used. Furthermore, 
the proposed VRs compared with other VRs is more stable in terms of TC, LR, and PSR.  
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Table 5.1: Performance Summary and Comparison with Previous Works 
Parameter 
This 
Work1 
This 
Work2 
[1] 
ISSCC 15 
[3] 
JSSC 13 
[4] 
ISSCC 15 
[4] 
JSSC 09 
[2] 
JSSC 02 
[6] 
JSSC 2012 
Technology 
(CMOS) 
0.18µm 0.18µm 0.13µm 
0.18µm 
Twin-
Well 
0.35µm 
Twin-Well 
0.35µm 0.5µm 0.13µm 
Temperature 
Range (℃) 
-35 - 80 -30 - 110 0 - 80 -40 - 120 -10 - 110 0 - 70 0 – 70 -20 - 85 
Type 
All 
MOSFET 
All  
MOSFET 
Switched Mode BGR 
with charge pump and 
resistors 
BGR 
with 
STBM 
BGR with 
resistors and 
STBM 
STBM 
without 
resistors 
BGR 
without 
resistors 
Switched Mode 
BGR with 
resistors 
Supply Voltage 
(V) 
1.1 – 2 0.8 – 2 0.5 – 1.5 1.2 – 1.8 1.4 – 3 1.4 - 3 3.7 0.75 – 1.6 
Supply Current 
(µA) 
0.500 0.450 0.064 0.083 0.0205 0.214 378 0.230 
Vref (V) 0.889 0.489 1.176 1.090 1.176 0.745 1.121 0.256 
Ripple in 
Output Voltage 
None None 50µV None None None None 20mV 
TC (ppm/℃) 19 9.33 75 147 12.75 15 120 40 
LR (%/V) 0.098 0.076 0.198 N/A 0.198 N/A N/A N/A 
PSR (dB) 
@100Hz 
@100kHz 
@10MHz 
@60MHz 
 
-75 
-58 
-60 
-50 
 
-75 
-57 
-57 
-51 
 
-40.0 
N/A 
N/A 
N/A 
 
-59 
-10.0 
N/A 
N/A 
 
N/A 
N/A 
N/A 
N/A 
 
-45 
-22 
N/A 
N/A 
 
-43 
-10 
N/A 
N/A 
 
-70 
N/A 
N/A 
N/A 
Die Area (mm2) 0.0180 0.0143 0.0264 0.0294 0.4800 0.0550 0.4000 0.0700 
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6. CONCLUSIONS 
Voltage and current references find applications in a variety of electronic circuits. 
These reference are usually required to produce same output or predictable outputs under 
varying circuit and environmental conditions. Temperature-drift is one of the most 
important condition to contend when designing a voltage reference. 
In this thesis, three new voltage reference circuits were proposed, designed and 
fabricated in 0.18-µm CMOS technology. First, a BJT sub -1 V bandgap reference based 
on non-linear temperature compensation was presented. This reference achieved a 
temperature coefficient of 11ppm without any form of trimming. It was shown how the 
PSR of the bandgap can be enhance by using a feedforward technique. 
A novel MOSFET-Based Voltage Reference with high PSR up to 60MHz 
implemented in IBM 0.18-μm CMOS technology was presented next. PSR improvement 
with feedback and feed-forward techniques have been described in detail. Also a LPF filter 
designed with MOSFET only was introduced. These allowed us to achieve a PSR better 
than 50 dB for frequencies up to 60 MHz. The concept of a DTMOS for low voltage 
application was described in detail. The VR which does not use any resistor, BJTs or 
subthreshold devices achieved a small temperature coefficient of 9.33ppm and consumes 
nanowatts of power at room temperature. The high performance and design flexibility with 
compact area makes this VR more suitable than other VRs for multifunctional SOC 
applications without any additional process requirement. 
Another MOSFET-Based Voltage Reference with high PSR up to 60MHz 
implemented in IBM 0.18-μm CMOS technology was presented. The generation of PTAT 
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voltage from a composite transistor was introduce and used to design the voltage 
reference. The reference achieved 20ppm while consuming 720nW at room temperature. 
This reference also used the feedforward and feedback in addition to the compact 
MOSFET LPF to achieve high PSR from DC up to 60MHz.  
Finally, the performances of the references are compared with the state-of-art-
references in literature and it was concluded that the proposed voltage references have 
comparable performance with the bandgap references and better performance than the 
non-bandgap ones. Table 6.1 below shows the main difference between the two all 
MOSFET references proposed in this work. 
Table 6.1: Main Difference Between the two Proposed VRs 
 Proposed VR1 Proposed VR2 
BGR in section 
2.5 
Type All MOSFET All MOSFET BGR 
PTAT Voltage 
source 
Composite transistors 
in subthreshold 
DTMOS ∆𝑉𝐸𝐵 
Output depends on 
𝑚 
Yes No No  
Compensation No 
Leakage 
current 
Piecewise 
nonlinear 
Normalized Area  1.25 1 22.4 
Normalized Power  2 1 25 
Supply (V) 1.2 – 2 0.8 – 2 1.1 – 2.2 
PSR @ 10MHz -60 -57 -40 
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APPENDIX 
AN AUTO-CALIBRATED, TEMPERATURE COMPENSATED BANDGAP 
REFERENCE WITH ON CHIP HEATING 
Due to the high precision requirement of integrated circuits used in applications such 
as automobile, avionics, and space, the embedded voltage references are expected to 
maintain a relatively fixed output voltage over a wide temperature range. For these 
applications it’s also essential for the reference to have very high initial accuracies.  
Most voltage references usually require one-time calibration (trimming) to achieve the 
high precision requirements. The single time calibration leads to the deviation of the 
reference voltage from the specified value after a period of operation, hence resulting in 
reduced system performance over time. This trimming is usually a single temperature 
point trimming (usually performed at room temperature) since more than one temperature 
point trimming requires heating the chip which is expensive. 
To mitigate this problem, a scheme for voltage reference calibration on chip without 
requiring any external heating is introduce in this section. This allows for the reference 
voltage to be calibrate while in use. Based on the requirement of the application, the 
proposed scheme can optimize the reference voltage for best performance. 
A.1 Calibration of a 2nd Order Bandgap Reference  
Consider the Figure A.1, a 2nd order compensated bandgap reference voltage. To 
properly calibrate and optimized this reference voltage for minimum temperature 
coefficient, the voltage for three separate temperature points are used. For an ideal 
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reference, the volatges 𝑉[𝑇1], 𝑉[𝑇2] and 𝑉[𝑇3] are equal. In a practical reference, best 
thermal stability is achieved by minimizing the difference between the voltages at these 
three temperatures. Equations (A.1) and (A.2) shows the expressions for optimizing the 
temperature performance. An optimized temperature performance is achieved if the value 
of  𝐹(𝑉) is minimized. 
 𝐹(𝑉)𝑚𝑛|(𝑥,𝑦,𝑧) = |𝑉[𝑇𝑚](𝑥,𝑦,𝑧) − 𝑉[𝑇𝑛](𝑥,𝑦,𝑧)| (A.1) 
 𝐹(𝑉) =∑𝛼𝐹(𝑉)𝑚𝑛 (A.2) 
where 𝑉[𝑇𝑛](𝑥,𝑦,𝑧) is the reference voltage at temperature 𝑇𝑛 for design vector (𝑥, 𝑦, 𝑧). 
 
Figure 0.1: Calibration Concept 
A.2 System Architecture 
The system for the on chip calibration consist of analog blocks (temperature sensor, 
heater, performance metrics quantization and the bandgap reference) and digital blocks 
(finite state machine (FSM), and cost function). The temperature sensors are used to 
T1 T3T2
V[T1] V[T2] V[T3]
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measure the on chip temperature, heater is used for heating the chip and the digital circuit 
is used for the optimization base on the cost function and for changing the design variables 
of the bandgap reference. The block diagram of the proposed auto-calibration system is 
shown Figure A.2. 
 
 
Figure 0.2: Block Diagram of the Proposed Auto-calibration Bandgap Reference System 
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A.2.1 Temperature sensor 
The PTAT voltage source for the temperature sensor is based on reverse and forward 
MOS diode. This circuit has been used in the temperature sensor [46] and the bandgap 
voltage reference [42]. The PTAT voltage, from [46] is given by: 
 𝑉𝑃𝑇𝐴𝑇 = 𝑚𝑉𝑇ln (𝑁) (A.3) 
where 𝑁 =
𝑆𝑀𝑁1
𝑆𝑀𝑁2
. 
The op-amp is chopper stabilized to reduce the offset errors and minimized non-PTAT 
variations of PTAT voltage. A detail discussion of how the op-amp offset is eliminated is 
given in the next section. An averaging notch filter is used to remove the chopping ripple 
from the modulator of the chopped op-amp. Figure A.3 shows the temperature sensor 
schematic. The code output from the ADC is shown Figure A.4 and Figure A.5 shows the 
monte-carlo simulation for both VPTAT and it’s slope. 
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Figure 0.3: Temperature Sensor 
 
Figure 0.4: ADC Output Code vs. Temperature 
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a) 
 
  
b) 
 
Figure 0.5: Monte-Carlo Simulation a) VPTAT and b) Slope of VPTAT  
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A.2.2 2nd Order Bandgap Voltage Reference 
The reference used in circuit is a piece-wise 2nd order bandgap voltage reference 
circuit. The circuit uses chopper stabilization to cancel the opamp offset voltage. The 
chopping technique has better noise performance in comparison with auto-zeroing.  
Curvature of Bandgap 
The second order bandgap is shown in Figure A.6. The circuit is a first order voltage 
mode bandgap with added piece-wise nonlinear compensation. From Figure A.6,  
 
𝐼0 =
𝑉𝐸𝐵1 − 𝑉𝐸𝐵2
𝑅1
=
𝑉𝑇
𝑅1
ln (𝑛) (A.4) 
The output voltage 𝑉𝑅𝐸𝐹 is given by; 
 𝑉𝑅𝐸𝐹 = 𝑉𝐵𝐸1 + 𝐼0(2𝑅0 + 𝑅3  + 𝑅2) + 𝐼𝑁𝐿(2𝑅0 + 𝑅3) (A.5) 
 𝑉𝑅𝐸𝐹 = 𝑉𝐵𝐸1 + 𝛼𝑉𝑇 + 𝐼𝑁𝐿(2𝑅0 + 𝑅3) (A.6) 
where 𝛼 =
1
𝑅1
(2𝑅0 + 𝑅3  + 𝑅2)ln (𝑛) and 𝐼𝑁𝐿 is a nonlinear piece-wise current which is 
controlled by the PTAT voltage, 𝐼4𝑅4. 
The reference voltage, 𝑉𝑅𝐸𝐹, is a first order bandgap reference for low temperature; 
the PTAT voltage 𝛼𝑉𝑇 is used to compensate the first order temperature dependence of 
𝑉𝐵𝐸1 and the nonlinear temperature dependence term of 𝑉𝐵𝐸1  (see (2.4) in section 2.2) is 
compensated using the nonlinear voltage, 𝐼𝑁𝐿(2𝑅0 + 𝑅3). 
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The PTAT voltage, 𝐼4𝑅4, is used to control the turning on the transistor switches 𝑀𝑁3 
and 𝑀𝑁4. The two switches are turned at high temperature to allow the current 𝐼𝑁𝐿 to 
flow. Depending on the value of 𝑅4, the temperature at which the switches 𝑀𝑁3 and 𝑀𝑁4 
are turned on can be varied; this results in the control of the 2nd order part of the bandgap 
output. 
 
Figure 0.6: Piecewise Nonlinear 2nd Order Bandgap Reference 
 
Figure A.7 shows how output, 𝑉𝑅𝐸𝐹, is generated by combining the PTAT voltage  
(𝛼𝑉𝑇),  𝑉𝐵𝐸1and the nonlinear voltage (𝐼𝑁𝐿(2𝑅0 + 𝑅3)). The Figure A.7 also shows the 
resultant 2nd order 𝑉𝑅𝐸𝐹 curvature. From (A.6), the PTAT voltage is determined by the 𝛼 
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and hence can be change by varying the values of 𝑅3 and 𝑅2. This makes it possible to 
vary the low temperature curvature of 𝑉𝑅𝐸𝐹. Also the non-linear voltage is determined by 
the value of 𝐼𝑁𝐿, making it possible to change the high temperature curvature by varying 
the value of 𝑅4 since 𝐼𝑁𝐿 is determined by the value of 𝑅4. Hence, in the calibration 
process, the resistors 𝑅4, 𝑅3 and 𝑅2 are used to optimize the bandgap curvature for given 
power level. 
From (A.4) the current of the bandgap is determined by the value of resistor 𝑅1 and 
hence the resistor 𝑅1 is used set the current or power level. A copy of the current, 𝐼0, is 
used to bias the op-amp. 
 
 
Figure 0.7: Curvature of Proposed 2nd Order Bandgap 
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Op-amp and offset Cancellation 
From the Figure A.6, if the offset of the op-amp (𝑉𝑜𝑠) is included the output of the 
reference would be; 
 
𝑉𝑅𝐸𝐹 = 𝑉𝐵𝐸1 + 𝛼𝑉𝑇 + 𝐼𝑁𝐿(2𝑅0 + 𝑅3) + (1 +
𝑅0 + 𝑅3 + 𝑅2
𝑅1
)𝑉𝑜𝑠 (A.7) 
The 𝑉𝑜𝑠 has a nonlinear temperature dependence (Non-PTAT) and hence cannot be 
trimmed with the normal PTAT trimming. Typically, the error in the output of the bandgap 
associated with the op-amp offset can be several tens of mV since the offset of CMOS op-
amps are usually in several mV and it’s amplified by the closed loop gain, 1 +
𝑅0+𝑅3+𝑅2
𝑅1
, 
as shown in (A.7). 
A chopping scheme is used to minimize the offset of the op-amp and hence it’s 
associated error on the bandgap output. A 75dB folded cascode op-amp, shown in Figure 
A.8, is used in the design of the bandgap. Since modulator 𝑀𝐷0 and 𝑀𝐷1 has a fully 
differential signal paths between them, the offset associated with the mismatch between 
𝑀𝑃1 −𝑀𝑃2 and 𝑀𝑁0 −𝑀𝑁1 is completely eliminated. However, the inherent 
asymmetry of the low voltage cascode current mirror makes it difficult to completely 
remove the errors associated with 𝑀𝑃4 −𝑀𝑃5 mismatch. 
Considering the first phase (𝜙1) of the chopping scheme, when 𝑀𝑃4 and 𝑀𝑃5 are 
connected to 𝑀𝑃6 and 𝑀𝑃7 respectively, the drain currents of 𝑀𝑃6 and 𝑀𝑃7 is; 
  𝐼𝐷𝑀𝑃6 = 𝐼𝐷𝑀𝑃4 = 𝛽[𝑉𝐺𝑆𝑀𝑃4 − 𝑉𝑇𝐻𝑀𝑃4]
2 (A.8) 
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 𝐼𝐷𝑀𝑃7 = 𝐼𝐷𝑀𝑃5 = 𝛽[𝑉𝐺𝑆𝑀𝑃5 − 𝑉𝑇𝐻𝑀𝑃5]
2 (A.9) 
where 𝛽 =
𝜇𝐶𝑜𝑥
2
(
𝑊
𝐿
)
𝑀𝑃4,5
 
Taking note that 𝑉𝐺𝑆𝑀𝑃4 = 𝑉𝐺𝑆𝑀𝑃5, 
 𝐼𝐷𝑀𝑃7|𝜙1 = 𝐼𝐷𝑀𝑃6 + 𝛽[𝑉𝑇𝐻𝑀𝑃4 − 𝑉𝑇𝐻𝑀𝑃5]
2
+ 2√𝛽𝐼𝐷𝑀𝑃6[𝑉𝑇𝐻𝑀𝑃4 − 𝑉𝑇𝐻𝑀𝑃5] 
(A.10) 
 
 
 
Figure 0.8: Folded Cascode Op-amp with Chopping Scheme 
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 In the second phase (𝜙2) since 𝑀𝑃4 and 𝑀𝑃5 are swapped; 
 𝐼𝐷𝑀𝑃7|𝜙2 = 𝐼𝐷𝑀𝑃6 + 𝛽[𝑉𝑇𝐻𝑀𝑃5 − 𝑉𝑇𝐻𝑀𝑃4]
2
+ 2√𝛽𝐼𝐷𝑀𝑃6[𝑉𝑇𝐻𝑀𝑃5 − 𝑉𝑇𝐻𝑀𝑃4] 
(A.11) 
The remaining current mismatch is calculated as; 
 
∆𝐼𝐷𝑀𝑃4,5 =
𝐼𝐷𝑀𝑃7|𝜙1 + 𝐼𝐷𝑀𝑃7|𝜙2
2
− 𝐼𝐷𝑀𝑃6 = 𝛽∆𝑉𝑇𝐻𝑀𝑃4,5
2  (A.12) 
The remaining offset is therefore given by; 
 
𝑉𝑜𝑠 =
∆𝐼𝐷𝑀𝑃4,5
𝑔𝑚𝑀𝑃1,2
=
𝛽∆𝑉𝑇𝐻𝑀𝑃4,5
2
𝑔𝑚𝑀𝑃1,2
=
𝑔𝑚𝑀𝑃4,5
2 ∆𝑉𝑇𝐻𝑀𝑃4,5
2
4𝑔𝑚𝑀𝑃1,2𝐼𝐷𝑀𝑃4,5
 (A.13) 
where ∆𝑉𝑇𝐻𝑀𝑃4,5 = 𝑉𝑇𝐻𝑀𝑃4 − 𝑉𝑇𝐻𝑀𝑃5 and 𝑔𝑚𝑀𝑥 is the transconductance of 𝑀𝑥.  
The op-amp offset needs to be less than 50 µV in order to achieved high precision 
reference (less than 1% variation). This can be done by making sure that ∆𝑉𝑇𝐻𝑀𝑃4,5 is less 
than 5 mV. 
The modulator switching signal is a non-overlapping clock phase 1 (𝜙1) and phase 2 
(𝜙2) shown in Figure A.9. An averaging notch filter is used filter the chopping ripple. The 
continuous time sample and hold operation allows for the notch filter to behave like band 
stop filter at the chopping frequency.  
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Figure 0.9: Modular and Non-overlap Clock 
 
Bandgap Simulation Results 
The simulated bandgap output voltage for both when the chopper is active and when 
the chopper is off for a 0 °C – 125 °C temperature range is shown in Figure A.10. The 
temperature coefficient is 4.3 ppm and 4.6 ppm for the chopper being on and off 
respectively. The low frequency noise is reduce by about 20 times with the chopper active 
as shown in the Figure A.11. 
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Figure 0.10: Temperature Dependence of 2nd Order BGR Output Voltage 
 
 
Figure 0.11: Noise Spectrum of VREF from 1 Hz to 500 kHz 
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of the reference voltage at room temperature is 4.4 % and 0.33% for without and with the 
chopper active. 
 
a) 
 
b) 
 
Figure 0.12: Monte Carlo Simulation a) Without Chopper and b) With Chopper 
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A.2.3 Heater 
The heater is a P+ polysilicon resistor based heating element. The heater is design for 
a power 150mW, at a 3 V supply. The supply for the heater is separated from the main 
chip supply. From [47], [48], the temperature (𝑇) decreases with distance, 𝐿, from the 
heater as function given below: 
 
𝑇 = 𝑇0 + 𝛽𝑃𝑅 (
1
𝐿
) (A.14) 
where 𝛽 is a constant of 1.26 with unit Kµm/mW, 𝑇0 is the temperature in kelvin (K) at 
𝐿 = ∞ and 𝑃𝑅 is the power dissipation by the heater. 
From the experimental data of [47], [48], the temperature decreases swiftly with 
distance, 𝐿, and saturates at 100µm independent of the power of the heater. Hence, three 
(3) temperature sensors are place at a distance of 100µm, 125µm, and 150µm and the 
actual bandgap reference is place at 175µm from the each of the four (4) heaters to avoid 
a temperature gradient on the bandgap as shown in Figure A.13. 
A.2.4 Calibration and Optimization Scheme 
The calibration of the bandgap reference is achieved by sampling the reference voltage 
at three (3) different temperatures and calibrating the reference voltage curvature in two 
main steps: by first optimizing the low temperature first order curvature and then adjusting 
the second order high temperature curvature to achieve the best temperature drift 
performance.  
 147 
 
The reference voltage is sampled at 𝑇1, 𝑇2, and 𝑇3 which is 20 °C, 60 °C and 120 °C 
in this design. Since the first order curvature is affected only by 𝑅3 and 𝑅2, the sampling 
at temperature 𝑇1, and 𝑇2 is done by varying 𝑅3 and 𝑅2 with all other resistors fixed. 
 
 
 
Figure 0.13: Chip Floor Plan which has 12 Sensors and 4 Heaters 
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This results in 1024 samples since 𝑅3 and 𝑅2 are both 5 bit each. Figure A.14 shows a 
flowchart for the sampling of the reference voltage at 𝑇1, and 𝑇2. An optimized first order 
curvature is achieved by searching for the 𝑅3 and 𝑅2 values that gives the minimum value 
of 𝐹(𝑉)12|(𝑥,𝑦,𝑧) in the expression below: 
 𝐹(𝑉)12|(𝑥,𝑦) = |𝑉[𝑇1](𝑥,𝑦) − 𝑉[𝑇2](𝑥,𝑦)| (A.15) 
where 𝑥, and 𝑦 represents the design vectors for 𝑅2, and 𝑅3 respectively and 𝑉[𝑇1](𝑥,𝑦) is 
the reference voltage at temperature 𝑇1 for design variable vector (𝑥, 𝑦). 
 
 
Figure 0.14: Flowchart for Reference Voltage Sampling 
END
x=0, y=0, R2[n]=R2[x], R3[n]=R3[y]
Start 
No
Yes
Tn?
Set temp Tn
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VREF=V[T1](x,y)
x=x+1, R2[n]=R2[x]
x >31 ?
No
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y=y+1, R3[n]=R3[y]
x >31 & y >31 ?
Yes
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𝐹(𝑉)12 Contour as well as the optimal solution (𝑥, 𝑦) of the calibration engine is 
shown in Figure A.15. The 𝑅2, and 𝑅3 are set using the optimal design vector solution, 
(𝑥, 𝑦). 
The next is to optimize the higher temperature curvature. This is achieved by sampling 
the reference voltage at 𝑇2, and 𝑇3, while varying the 𝑅4 and keeping the 𝑅2, and 𝑅3 set at 
their optimal solution. The best 2nd order curvature is obtained by finding the value of 𝑅4 
that results in a smallest value of  𝐹(𝑉)23|(𝑥,𝑦,𝑧) in the equation below: 
 𝐹(𝑉)23|(𝑥,𝑦,𝑧) = |𝑉[𝑇1](𝑥,𝑦,𝑧) − 𝑉[𝑇2](𝑥,𝑦,𝑧)| (A.16) 
where 𝑥, 𝑦 and 𝑧 represents the design vectors for 𝑅2, 𝑅3 and 𝑅4 respectively and 
𝑉[𝑇1](𝑥,𝑦,𝑧) is the reference voltage at temperature 𝑇1 for design variable vector (𝑥, 𝑦, 𝑧). 
𝐹(𝑉)23 Contour as well as the optimal solution (𝑥, 𝑦, 𝑧) of the calibration engine is shown 
in Figure A.16. The 𝑅2, 𝑅3 and 𝑅4 are set using the optimal design vector solution, 
(𝑥, 𝑦, 𝑧).  
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Figure 0.15: F(V)12 Contour as well as the Optimal Solution (x,y) of the Calibration 
Engine 
 
 
 
Figure 0.16: F(V)23 Contour as well as the Optimal Solution (x,y,z) of the Calibration 
Engine 
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